US2019318984A1PendingUtilityA1

Semiconductor Device and Method of Forming Conductive Vias to Have Enhanced Contact to Shielding Layer

Assignee: STATS CHIPPAC PTE LTDPriority: Apr 17, 2018Filed: Apr 17, 2018Published: Oct 17, 2019
Est. expiryApr 17, 2038(~11.7 yrs left)· nominal 20-yr term from priority
H05K 3/403H05K 3/0052H10W 42/276H10W 74/142H10W 72/0198H10W 72/952H10W 72/29H10W 72/01935H10W 72/01938H10W 72/07236H10W 72/072H10W 72/241H10W 90/724H10W 72/252H10W 72/01257H10W 72/01223H10W 72/01225H10W 72/01235H10W 74/00H10W 72/20H10W 42/20H10W 70/657H10W 70/692H10W 70/695H10W 70/635H10W 70/65H10W 20/056H05K 1/0216H01L 2924/181H01L 2924/01006H01L 2924/15311H01L 23/49827H01L 23/552H01L 2924/141H01L 2924/3025H01L 2924/15313H01L 24/17H01L 2924/01013H10W 20/20H10W 74/144H10W 20/083H10W 10/01H10P 54/00H10W 74/01
52
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A semiconductor device has a substrate with a plurality of conductive vias formed through the substrate in an offset pattern. An electrical component is disposed in a die attach area over a first surface of the substrate. The conductive vias are formed around the die attach area of the substrate. A first conductive layer is formed over the first surface of the substrate, and a second conductive layer is formed over the second surface. An encapsulant is deposited over the substrate and electrical component. The substrate is singulated through the conductive vias. A first conductive via has a greater exposed surface area than a second conductive via. A shielding layer is formed over the electrical component and in contact with a side surface of the conductive vias. The shielding layer may extend over a second surface of substrate opposite the first surface of the substrate.

Claims

exact text as granted — not AI-modified
1 . A method of making a semiconductor device, comprising:
 providing a substrate including a first conductive via formed through the substrate and a second conductive via formed through the substrate adjacent to the first conductive via, wherein a centerline of the first conductive via is offset with respect to a centerline of the second conductive via;   disposing an electrical component in a die attach area over a first surface of the substrate;   singulating the substrate through the first conductive via and second conductive via; and   forming a shielding layer over the electrical component and in contact with a side surface of the first conductive via and second conductive via.   
     
     
         2 . The method of  claim 1 , further including depositing an encapsulant over the substrate and electrical component. 
     
     
         3 . A method of making a semiconductor device, comprising:
 providing a substrate including a first conductive via formed through the substrate and a second conductive via formed through the substrate adjacent to the first conductive via, wherein the first conductive via is offset with respect to the second conductive via;   disposing an electrical component in a die attach area over a first surface of the substrate;   singulating the substrate through the first conductive via and second conductive via; and   forming a shielding layer over the electrical component and in contact with a side surface of the first conductive via and second conductive via, wherein the side surface of the first conductive via has a greater exposed surface area than the side surface of the second conductive via.   
     
     
         4 . The method of  claim 1 , wherein the shielding layer extends over a second surface of substrate opposite the first surface of the substrate. 
     
     
         5 . The method of  claim 1 , further including forming a conductive layer over a second surface of substrate opposite the first surface of the substrate, wherein the conductive layer includes a plurality of gaps. 
     
     
         6 . The method of  claim 1 , further including forming a plurality of conductive vias around the die attach area of the substrate. 
     
     
         7 . A method of making a semiconductor device, comprising:
 providing a substrate including a plurality of conductive vias formed through the substrate in an offset pattern along a centerline;   disposing an electrical component in a die attach area over a first surface of the substrate;   singulating the substrate through the conductive vias; and   forming a shielding layer over the electrical component and in contact with a side surface of the conductive vias.   
     
     
         8 . The method of  claim 7 , further including depositing an encapsulant over the substrate and electrical component. 
     
     
         9 . The method of  claim 7 , wherein a first conductive via of the plurality of conductive vias has a greater exposed surface area than a second conductive via of the plurality of conductive vias. 
     
     
         10 . The method of  claim 7 , wherein the shielding layer extends over a second surface of substrate opposite the first surface of the substrate. 
     
     
         11 . The method of  claim 7 , further including forming a conductive layer over a second surface of substrate opposite the first surface of the substrate, wherein the conductive layer includes a plurality of gaps. 
     
     
         12 . The method of  claim 7 , further including forming a conductive layer over the first surface of the substrate. 
     
     
         13 . The method of  claim 7 , further including forming the plurality of conductive vias around the die attach area of the substrate. 
     
     
         14 . A method of making a semiconductor device, comprising:
 providing a substrate including a plurality of conductive vias having a rectangular form extending through the substrate;   disposing an electrical component in a die attach area over a first surface of the substrate;   singulating the substrate through the conductive vias; and   forming a shielding layer over the electrical component and in contact with a side surface of the conductive vias.   
     
     
         15 . The method of  claim 14 , further including depositing an encapsulant over the substrate and electrical component. 
     
     
         16 . The method of  claim 14 , wherein the shielding layer extends over a second surface of substrate opposite the first surface of the substrate. 
     
     
         17 . The method of  claim 14 , further including forming a conductive layer over a second surface of substrate opposite the first surface of the substrate, wherein the conductive layer includes a plurality of gaps. 
     
     
         18 . The method of  claim 14 , further including forming a conductive layer over the first surface of the substrate. 
     
     
         19 . The method of  claim 14 , further including forming the plurality of conductive vias around the die attach area of the substrate. 
     
     
         20 . A semiconductor device, comprising:
 a substrate including a plurality of conductive vias formed through the substrate in an offset pattern along a centerline;   an electrical component disposed in a die attach area over a first surface of the substrate, wherein the substrate is singulated through the conductive vias; and   a shielding layer formed over the electrical component and in contact with a side surface of the conductive vias.   
     
     
         21 . The semiconductor device of  claim 20 , further including an encapsulant deposited over the substrate and electrical component. 
     
     
         22 . The semiconductor device of  claim 20 , wherein a first conductive via of the plurality of conductive vias has a greater exposed surface area than a second conductive via of the plurality of conductive vias. 
     
     
         23 . The semiconductor device of  claim 20 , wherein the shielding layer extends over a second surface of substrate opposite the first surface of the substrate. 
     
     
         24 . The semiconductor device of  claim 20 , further including forming a conductive layer over a second surface of substrate opposite the first surface of the substrate, wherein the conductive layer includes a plurality of gaps. 
     
     
         25 . The semiconductor device of  claim 20 , further including forming the plurality of conductive vias around the die attach area of the substrate.

Join the waitlist — get patent alerts

Track US2019318984A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.