Mass storage virtualization for cloud computing
Abstract
Aspects of the present disclosure relate to systems and methods for virtualizing mass storage using an interface card, or other special hardware unit, operatively coupled to a host system. In various implementations, the interface device and host system may collectively emulate a mass storage device for another “terminal” computing system in a manner that is transparent to the terminal system. Moreover, in various implementations, a mass storage device may be emulated in a manner that is transparent to the terminal system, without requiring modifications to the terminal platform's hardware or software architecture.
Claims
exact text as granted — not AI-modifiedWhat is claimed is:
1 . An interface device comprising:
a first communication interface, the first communication interface being a mass storage interface; a second communication interface, the second communication interface being an expansion interface; and a specialized processing unit operatively coupled to said communication interfaces, the specialized processing unit having a mass storage device controller connected to the first communication interface and a memory access interface connected to the second communication interface, wherein the mass storage device controller is configured to receive a mass storage data request through the first communication interface, wherein the memory access interface is configured to notify a host system of the mass storage data request through the second communication interface.
2 . The interface device of claim 1 ,
further comprising a memory unit, wherein the specialized processing unit includes a memory controller connected to the memory unit.
3 . The interface device of claim 1 ,
wherein the memory access interface is configured to notify the host system of the data request using an interrupt of the data request.
4 . The interface device of claim 1 , wherein the memory access interface includes a DMA engine configured to implement data move operations.
5 . The interface device of claim 1 ,
wherein the specialized processing unit is a field programmable gate array (FPGA).
6 . The interface device of claim 1 ,
wherein the specialized processing unit is an application specific integrated circuit (ASIC).
7 . The interface device of claim 1 , further comprising:
a printed circuit board (PCB), wherein the first communication interface includes one or more mass storage ports fixed to the PCB.
8 . The interface device of claim 1 , further comprising:
a printed circuit board (PCB), wherein the second communication interface includes one or more expansion connectors fixed to the PCB.
9 . The interface device of claim 1 ,
wherein the first communication interface includes one or more mass storage ports, wherein the specialized processing unit has a mass storage device controller for each said mass storage port.
10 . The interface device of claim 1 ,
wherein the first communication interface includes a plurality of mass storage ports, wherein the specialized processing unit has plurality of mass storage device controllers, wherein each said mass storage device controller is connected to a corresponding one of the mass storage ports.
11 . The interface device of claim 1 ,
wherein the first communication interface includes one or more serial Advanced Technology Attachment (SATA) ports, wherein the specialized processing unit has a SATA device controller for each said SATA port.Join the waitlist — get patent alerts
Track US2019294382A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.