US2019259725A1PendingUtilityA1

Manufacturing method of die-stack structure

Assignee: UNITED MICROELECTRONICS CORPPriority: Jul 21, 2017Filed: May 2, 2019Published: Aug 22, 2019
Est. expiryJul 21, 2037(~11 yrs left)· nominal 20-yr term from priority
Inventors:Ming-Tse Lin
H10W 99/00H10W 20/0245H10W 20/0249H10W 20/2134H10W 90/297H10W 90/722H10W 72/0198H10W 72/9415H10W 70/65H10W 80/312H10W 80/327H10W 72/019H10W 72/941H10W 80/743H10W 72/944H10W 90/792H10W 80/701H10W 20/023H10W 72/90H10W 90/00H10W 70/60H10W 72/30H05K 3/4602H10W 20/20H10W 72/073H10W 72/072H01L 24/08H01L 24/09H01L 2224/80896H01L 24/97H01L 2224/09181H01L 2224/08121H01L 2224/08146H01L 24/80H01L 2224/05571H01L 23/481H01L 24/26H01L 2224/9202H01L 25/117H01L 25/0657H01L 2224/80986H01L 24/20H01L 2224/80895H01L 2224/94H01L 24/05H10D 84/811
57
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

The present disclosure provides a manufacturing method of a die-stack structure including follow steps. A first wafer including a first die is provided, wherein the first die includes a first substrate material layer, a first interconnect structure, and a first pad, and the first interconnect structure and the first pad are formed on the first substrate material layer in order, and the first substrate material layer has a first contact conductor disposed therein. The first contact conductor is disposed in the first substrate material layer. A second wafer including a second die is provided, wherein the second die includes a second substrate material layer, a second interconnect structure, and a second pad, and the second interconnect structure and the second pad are formed on the second substrate material layer in order, and the second substrate material layer has a second contact conductor disposed therein. A portion of the first substrate material layer is removed to form a first substrate, wherein the first contact conductor is exposed to a surface of the first substrate away from the first interconnect structure. The second wafer is covered on the first substrate such that the first contact conductor is directly physically in contact with the second pad.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A manufacturing method of a die-stack structure, comprising:
 providing a first wafer comprising a first die, wherein the first die comprises a first substrate material layer, a first interconnect structure, and a first pad, and the first interconnect structure and the first pad are formed on the first substrate material layer in order, and the first substrate material layer has a first contact conductor disposed therein;   providing a second wafer comprising a second die, wherein the second die comprises a second substrate material layer, a second interconnect structure, and a second pad, and the second interconnect structure and the second pad are formed on the second substrate material layer in order, and the second substrate material layer has a second contact conductor disposed therein;   removing a portion of the first substrate material layer to form a first substrate, wherein the first contact conductor is exposed to a surface of the first substrate away from the first interconnect structure; and   covering the second wafer on the first substrate such that the first contact conductor is directly physically in contact with the second pad.   
     
     
         2 . The manufacturing method of the die-stack structure of  claim 1 , wherein the first contact conductor does not cover the surface of the first substrate away from the first interconnect structure. 
     
     
         3 . The manufacturing method of the die-stack structure of  claim 1 , further comprising:
 disposing the first wafer on a carrier plate before the portion of the first substrate material layer is removed.   
     
     
         4 . The manufacturing method of the die-stack structure of  claim 3 , wherein the carrier plate comprises a carrier wafer, the carrier wafer comprises a third die, and the first pad of the first die is connected to a pad of the third die. 
     
     
         5 . The manufacturing method of the die-stack structure of  claim 1 , wherein an active surface of the second die faces a back of the first die. 
     
     
         6 . The manufacturing method of the die-stack structure of  claim 1 , further comprising:
 forming a dielectric layer on the surface of the first substrate away from the first interconnect structure after the portion of the first substrate material layer is removed, wherein the dielectric layer exposes the first contact conductor.

Join the waitlist — get patent alerts

Track US2019259725A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.