US2019244919A1PendingUtilityA1

Semiconductor Devices and Methods of Manufacture Thereof

Assignee: TAIWAN SEMICONDUCTOR MFG CO LTDPriority: Jan 29, 2016Filed: Apr 22, 2019Published: Aug 8, 2019
Est. expiryJan 29, 2036(~9.5 yrs left)· nominal 20-yr term from priority
H10W 72/5524H10W 72/552H10W 72/5522H10W 72/547H10W 72/07554H10W 72/5449H10W 90/753H10W 90/752H10W 90/754H10W 72/953H10W 72/932H10W 72/29H10W 72/934H10W 72/59H10W 72/921H10W 72/952H10W 72/9415H10W 72/923H10W 72/019H10W 72/01953H10W 72/01951H10W 72/01938H10W 72/252H10W 72/242H10W 72/221H10W 72/01225H10W 72/075H10W 72/5525H10W 90/00H10W 72/90H10W 70/093H01L 2224/03618H01L 2224/03827H01L 2924/00014H01L 2224/0391H01L 2224/05124H01L 2924/206H01L 2924/01072H01L 2224/13007H01L 2224/04042H01L 24/03H01L 24/48H01L 2924/05341H01L 2224/45147H01L 24/09H01L 2224/13021H01L 2224/0401H01L 2224/0361H01L 2224/03826H01L 24/85H01L 2224/05554H01L 2924/04953H01L 25/0655H01L 2224/45144H01L 24/49H01L 2224/036H01L 2224/45139H01L 2224/48145H01L 2224/11334H01L 2224/49109H01L 2224/05567H01L 2924/05432H01L 2924/14H01L 2924/01022H01L 2224/0345H01L 2224/45015H01L 2224/45124H01L 25/50H01L 2224/05147H01L 2224/05686H01L 2224/05558H01L 24/05H01L 2225/0651H01L 2924/0132H01L 2224/131H01L 2224/48228H01L 2924/01073H01L 2924/0535H01L 25/0657H01L 2224/48137H01L 2224/49173H01L 2224/13111H01L 2924/01014H01L 2224/05022H01L 2224/05541H01L 2924/04941H01L 2224/03452
51
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Semiconductor devices and methods of manufacture thereof are disclosed. In some embodiments, a method includes forming a contact pad over a semiconductor device. A passivation material is formed over the contact pad. The passivation material has a thickness and is a type of material such that an electrical connection may be made to the contact pad through the passivation material.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A semiconductor device comprising:
 a substrate;   a contact pad disposed over the substrate;   a passivation material disposed over the contact pad, wherein sidewalls of the passivation material are coterminous with sidewalls of the contact pad; and   a wire, connector, or contact coupled to the contact pad through the passivation material, the passivation material being interposed between and separating the wire, connector, or contact from the contact pad.   
     
     
         2 . The semiconductor device of  claim 1 , wherein the passivation material comprises a material that is adapted to prevent or reduce corrosion of the contact pad. 
     
     
         3 . The semiconductor device of  claim 1 , further comprising an insulating material disposed over the substrate proximate the contact pad. 
     
     
         4 . The semiconductor device of  claim 3 , wherein a portion of the insulating material is disposed over edges of the contact pad. 
     
     
         5 . The semiconductor device of  claim 4 , wherein the contact pad comprises a first width, wherein an opening in the insulating material proximate the contact pad comprises a second width, and wherein the second width is less than the first width. 
     
     
         6 . The semiconductor device of  claim 1 , further comprising a plurality of first contact pads disposed over the substrate, wherein the plurality of first contact pads comprises the contact pad, wherein the passivation material is disposed over each of the first contact pads, and wherein a wire, a connector, or a contact is coupled to each of the first contact pads through the passivation material. 
     
     
         7 . The semiconductor device of  claim 1 , wherein the passivation material comprises Ti, TiN, TaN, Al 2 O 3 , Ta 2 O 3 , HfO 2 , TiO 2 , or a combination thereof. 
     
     
         8 . A semiconductor device comprising:
 a contact pad over a semiconductor device;   a passivation material over the contact pad; and   a solder connector on an uppermost surface of the passivation material, wherein the solder connector is electrically connected to the contact pad through the passivation material.   
     
     
         9 . The semiconductor device of  claim 8 , wherein the passivation material has a thickness from 10 Å to 1,400 Å. 
     
     
         10 . The semiconductor device of  claim 8 , wherein the solder connector is electrically connected to the contact pad through material of the solder connector diffused into the passivation material. 
     
     
         11 . The semiconductor device of  claim 10 , wherein the solder connector comprises Pb—Sn, Sn, Ag, Cu, or a combination thereof. 
     
     
         12 . The semiconductor device of  claim 8 , wherein sidewalls of the passivation material are coterminous with sidewalls of the contact pad. 
     
     
         13 . The semiconductor device of  claim 8 , wherein the passivation material extends along a top surface and sidewalls of the contact pad and along a top surface of the semiconductor device. 
     
     
         14 . The semiconductor device of  claim 8 , wherein the solder connector is a wire wire bonded to the contact pad through the passivation material. 
     
     
         15 . A semiconductor device comprising:
 a contact pad over a substrate, the contact pad comprising a passivation material over a conductive material, wherein sidewalls of the passivation material and the conductive material are coterminous with one another; and   a connector attached to the contact pad, the passivation material being interposed between the conductive material and the connector.   
     
     
         16 . The semiconductor device of  claim 15 , wherein the connector comprises Au, Cu, Al, Ag, or a combination thereof. 
     
     
         17 . The semiconductor device of  claim 15 , wherein the conductive material comprises Ti, TiN, TaN, Al 2 O 3 , Ta 2 O 3 , HfO 2 , TiO 2 , or a combination thereof. 
     
     
         18 . The semiconductor device of  claim 15 , further comprising an insulating material extending along top surfaces of the passivation material and the substrate and along sidewalls of the passivation material and the conductive material. 
     
     
         19 . The semiconductor device of  claim 18 , wherein the insulating material comprises silicon oxide, silicon nitride, or a combination thereof, and wherein the insulating material has a thickness from 0.1μ to 10 μm. 
     
     
         20 . The semiconductor device of  claim 15 , wherein the conductive material comprises AlCu, AlSi, Al, Cu, or a combination thereof.

Join the waitlist — get patent alerts

Track US2019244919A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.