US2019237483A1PendingUtilityA1

Semiconductor device

Assignee: SEMICONDUCTOR ENERGY LABPriority: Jul 10, 2013Filed: Apr 5, 2019Published: Aug 1, 2019
Est. expiryJul 10, 2033(~7 yrs left)· nominal 20-yr term from priority
G02F 2201/123G11C 19/287G09G 2330/021G09G 2310/0286G09G 3/3258G09G 3/3233G02F 1/1368G02F 1/1334G09G 3/3688G09G 3/3677G09G 3/3266G02F 1/134336G09G 2310/08G02F 2201/121G02F 1/1337G09G 3/3275G09G 2320/0626G11C 19/28G09G 3/3648G09G 2300/0426G02F 1/136286H01L 27/124H01L 27/1225H01L 29/7869G02F 1/133345H10D 86/423H10D 30/6755H10D 86/441G09G 3/20H10D 86/60
73
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A semiconductor device includes first and second transistors having the same conductivity type and a circuit. One of a source and a drain of the first transistor is electrically connected to that of the second transistor. First and third potentials are supplied to the circuit through respective wirings. A second potential and a first clock signal are supplied to the others of the sources and the drains of the first and second transistors, respectively. A second clock signal is supplied to the circuit. The third potential is higher than the second potential which is higher than the first potential. A fourth potential is equal to or higher than the third potential. The first clock signal alternates the second and fourth potentials and the second clock signal alternates the first and third potentials. The circuit controls electrical connections between gates of the first and second transistors and the wirings.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A display device comprising:
 a pixel portion;   a first sequential circuit;   a second sequential circuit; and   a bus line configured to supply an output signal of the first sequential circuit to the pixel portion,   wherein the first sequential circuit comprises a first output terminal electrically connected to the second sequential circuit, a second output terminal electrically connected to the bus line, a first transistor and a second transistor,   wherein one of a source and a drain of the first transistor is electrically connected to the bus line, and the other of the source and the drain of the first transistor is configured to be supplied with a first clock signal,   wherein one of a source and a drain of the second transistor is electrically connected to the first output terminal, and the other of the source and the drain of the second transistor is configured to be supplied with a second clock signal,   wherein the first transistor and the second transistor are n-channel transistors, and   wherein the low-level potential of the first clock signal is higher than the low-level potential of the second clock signal.   
     
     
         2 . The display device according to  claim 1  wherein the display device is a liquid crystal device. 
     
     
         3 . The display device according to  claim 1  wherein the display device is a light emitting device. 
     
     
         4 . The display device according to  claim 1  wherein the first transistor is normally on. 
     
     
         5 . A display device comprising:
 a pixel portion;   a first sequential circuit;   a second sequential circuit; and   a bus line configured to supply an output signal of the first sequential circuit to the pixel portion,   wherein the first sequential circuit comprises a first output terminal electrically connected to the second sequential circuit, a second output terminal electrically connected to the bus line, a first transistor and a second transistor,   wherein one of a source and a drain of the first transistor is electrically connected to the bus line, and the other of the source and the drain of the first transistor is configured to be supplied with a first clock signal,   wherein one of a source and a drain of the second transistor is electrically connected to the first output terminal, and the other of the source and the drain of the second transistor is configured to be supplied with a second clock signal,   wherein the first transistor and the second transistor are n-channel transistors,   wherein the low-level potential of the first clock signal is higher than the low-level potential of the second clock signal,   wherein a channel region of the first transistor and the second transistor comprises an oxide semiconductor, and   wherein the oxide semiconductor comprises a crystal with a size greater than or equal to 1 nm and less than 10 nm.   
     
     
         6 . The display device according to  claim 5  wherein the display device is a liquid crystal device. 
     
     
         7 . The display device according to  claim 5  wherein the display device is a light emitting device. 
     
     
         8 . The display device according to  claim 5  wherein the first transistor is normally on. 
     
     
         9 . The display device according to  claim 5  wherein the oxide semiconductor comprises In, Ga, and Zn.

Join the waitlist — get patent alerts

Track US2019237483A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.