US2019199573A1PendingUtilityA1

Trellis Shaping on LDPC-Coded Modulation DMT Systems

Assignee: FUTUREWEI TECHNOLOGIES INCPriority: Jun 12, 2015Filed: Dec 26, 2018Published: Jun 27, 2019
Est. expiryJun 12, 2035(~8.9 yrs left)· nominal 20-yr term from priority
H03M 13/255H04L 1/0057H04L 1/006H03M 13/1102H04B 3/52H04L 1/0041H04L 27/36H04L 1/0071H03M 13/23H04L 1/007
46
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A transmitter in a Digital Subscriber Line (DSL) system includes a rate encoder configured to generate a first set of encoded bits using a set of least significant bits, a trellis shaper configured to generate a second set of encoded bits using a most significant bit and the first set of encoded bits, a first constellation mapper configured to generate a first point described by integer coordinates in a complex plane based on the first set of encoded bits obtained from the rate encoder, a second constellation mapper configured to generate a second point described by integer coordinates in the complex plane after interleaving two bits from the second set of encoded bits obtained from the trellis shaper, and a merger module configured to merge the first point with the second point to generate a symbol. The symbol represents a third point described by integer coordinates in the complex plane.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A transmitter in a Digital Subscriber Line (DSL) system, comprising:
 a rate encoder configured to generate a first set of encoded bits using a set of least significant bits, wherein the first set of encoded bits contains at least one more bit than the set of least significant bits;   a trellis shaper operably coupled to the rate encoder, wherein the trellis shaper is configured to generate a second set of encoded bits using a most significant bit and the first set of encoded bits;   a first constellation mapper operably coupled to the rate encoder, wherein the first constellation mapper is configured to generate a first point described by integer coordinates in a complex plane based on the first set of encoded bits obtained from the rate encoder;   a second constellation mapper operably coupled to the trellis shaper, wherein the second constellation mapper is configured to generate a second point described by integer coordinates in the complex plane after interleaving two bits from the second set of encoded bits obtained from the trellis shaper; and   a merger module operably coupled to the first constellation mapper and the second constellation mapper, wherein the merger module is configured to merge the first point with the second point to generate a symbol, wherein the symbol represents a third point described by integer coordinates in the complex plane.

Join the waitlist — get patent alerts

Track US2019199573A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.