US2019087516A1PendingUtilityA1

Concurrently optimized system-on-chip implementation with automatic synthesis and integration

55
Assignee: Movellus Circuits IncorporatedPriority: Dec 23, 2016Filed: Jul 24, 2018Published: Mar 21, 2019
Est. expiryDec 23, 2036(~10.4 yrs left)· nominal 20-yr term from priority
Inventors:Jeffrey Alan FredenburgMuhammad FaisalDavid M. MooreRamin Shirani
G06F 30/30G06F 2119/12G06F 2119/18G06F 2111/04G06F 30/3312G06F 30/331G06F 30/367G06F 2217/12G06F 17/5031G06F 17/5027G06F 2217/06G06F 17/505G06F 30/3315G06F 30/327G06F 2115/02
55
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A computer-implemented method for manufacturing an integrated circuit (IC) chip includes defining digital block specifications for the IC; and automatically synthesizing and integrating digital blocks with support circuits in accordance with the digital block specifications.

Claims

exact text as granted — not AI-modified
We claim: 
     
         1 . A computer-implemented method for manufacturing an integrated circuit chip comprising:
 defining digital block specifications for the IC; and   automatically synthesizing and integrating digital blocks with support circuits in accordance with the digital block specifications.

Join the waitlist — get patent alerts

Track US2019087516A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.