US2019043799A1PendingUtilityA1

Package structure and fabricating method thereof

Assignee: DELTA ELECTRONICS SHANGHAI COPriority: Nov 5, 2015Filed: Oct 8, 2018Published: Feb 7, 2019
Est. expiryNov 5, 2035(~9.3 yrs left)· nominal 20-yr term from priority
H10W 90/756H10W 90/755H10W 90/753H10W 90/736H10W 90/734H10W 76/17H10W 74/111H10W 72/07554H10W 72/5445H10W 72/884H10W 72/551H10W 72/30H10W 90/811H10W 90/701H10W 90/00H10W 74/114H10W 74/01H10W 72/073H10W 72/50H10W 70/481H10W 70/468H10W 70/464H10W 70/461H10W 70/457H10W 70/421H10W 70/05H10W 40/778H10W 72/354H10W 72/325H10W 72/352H10W 70/479H01L 2224/48106H01L 2224/48157H01L 2224/48101H01L 2224/48139H01L 23/3121H01L 2924/1033H01L 25/16H01L 24/29H01L 2224/48247H01L 23/49517H01L 24/73H01L 23/49811H01L 23/49575H01L 2224/32245H01L 23/49861H01L 23/49531H01L 23/3107H01L 23/49582H01L 2224/45099H01L 24/48H01L 2924/13055H01L 23/49541H01L 2924/1426H01L 24/83H01L 25/18H01L 24/32H01L 2224/32227H01L 2924/13091H01L 21/56H01L 23/49562H01L 2224/73265H01L 2224/48091H01L 23/4334H01L 2224/48137H01L 21/4846H01L 24/49H01L 23/49568H01L 2924/17747
51
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A package structure includes a first carrier plate, a second carrier plate, a pin group and an encapsulant member. A power component is disposed on a first top surface of the first carrier plate. The second carrier plate is disposed on the first top surface of the first carrier plate. A driving circuit is disposed on a second top surface of the second carrier plate for driving the power component. An opening runs through the second carrier plate, and the power component is accommodated within the opening. The pin group is assembled on the first carrier plate and/or the second carrier plate. The encapsulant member encapsulates the first carrier plate, the second carrier plate, a part of the first pin group and a part of the second pin group, so that the first pin group and the second pin group are partially exposed outside the encapsulant member.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A package structure, comprising:
 a first carrier plate, wherein at least a power component is disposed on a first top surface of the first carrier plate;   a second carrier plate disposed on the first top surface of the first carrier plate, wherein a driving circuit is disposed on a second top surface of the second carrier plate for driving the power component, wherein at least an opening runs through the second carrier plate and corresponds to the power component, and the power component is accommodated within the opening when the second carrier plate is disposed on the first top surface of the first carrier plate;   a pin group assembled on the first carrier plate and/or the second carrier plate, wherein the pin group comprises a first pin group and a second pin group; and   an encapsulant member encapsulating the first carrier plate, the second carrier plate, a part of the first pin group and a part of the second pin group, so that the first pin group and the second pin group are partially exposed outside the encapsulant member,   wherein both of the first pin group and the second pin group are assembled on the first carrier plate.   
     
     
         2 . The package structure according to  claim 1 , wherein the current-flowing capability and the heat-dissipating efficiency of the first carrier plate are higher than the current-flowing capability and the heat-dissipating efficiency of the second carrier plate. 
     
     
         3 . The package structure according to  claim 1 , wherein the trace density of the second carrier plate is higher than the trace density of the first carrier plate. 
     
     
         4 . The package structure according to  claim 1 , wherein the first carrier plate is a direct bonded copper substrate, and the second carrier plate is a printed circuit board or an insulated metal substrate. 
     
     
         5 . The package structure according to  claim 1 , wherein the first pin group is electrically connected with the driving circuit, and the second pin group is electrically connected with the power component. 
     
     
         6 . A package structure, comprising:
 a first carrier plate, wherein at least a power component is disposed on a first top surface of the first carrier plate;   a second carrier plate disposed on the first top surface of the first carrier plate, wherein a driving circuit is disposed on a second top surface of the second carrier plate for driving the power component, wherein at least an opening runs through the second carrier plate and corresponds to the power component, and the power component is accommodated within the opening when the second carrier plate is disposed on the first top surface of the first carrier plate;   a pin group assembled on the first carrier plate and/or the second carrier plate, wherein the pin group comprises a first pin group and a second pin group; and   an encapsulant member encapsulating the first carrier plate, the second carrier plate, a part of the first pin group and a part of the second pin group, so that the first pin group and the second pin group are partially exposed outside the encapsulant member,   wherein the first pin group is assembled on the second carrier plate, and the second pin group is assembled on the first carrier plate.   
     
     
         7 . The package structure according to  claim 6 , wherein the second pin group further comprises a raised part, wherein the raised part is located at an end of the second pin group and assembled on the first carrier plate, and a thickness of the raised part of the second pin group is equal to a thickness of the second carrier plate, so that an exposed part of the second pin group and an exposed part of the first pin group are at the same level. 
     
     
         8 . The package structure according to  claim 6 , wherein the current-flowing capability and the heat-dissipating efficiency of the first carrier plate are higher than the current-flowing capability and the heat-dissipating efficiency of the second carrier plate. 
     
     
         9 . The package structure according to  claim 6 , wherein the trace density of the second carrier plate is higher than the trace density of the first carrier plate. 
     
     
         10 . The package structure according to  claim 6 , wherein the first carrier plate is a direct bonded copper substrate, and the second carrier plate is a printed circuit board or an insulated metal substrate. 
     
     
         11 . The package structure according to  claim 6 , wherein the first pin group is electrically connected with the driving circuit, and the second pin group is electrically connected with the power component. 
     
     
         12 . A package structure, comprising:
 a first carrier plate, wherein at least a power component is disposed on a first top surface of the first carrier plate;   a second carrier plate disposed on the first top surface of the first carrier plate, wherein a driving circuit is disposed on a second top surface of the second carrier plate for driving the power component, wherein at least an opening runs through the second carrier plate and corresponds to the power component, and the power component is accommodated within the opening when the second carrier plate is disposed on the first top surface of the first carrier plate;   a pin group assembled on the first carrier plate and/or the second carrier plate, wherein the pin group comprises a first pin group and a second pin group; and   an encapsulant member encapsulating the first carrier plate, the second carrier plate, a part of the first pin group and a part of the second pin group, so that the first pin group and the second pin group are partially exposed outside the encapsulant member,   wherein the first carrier plate is a lead frame, and the first pin group and the second pin group are integrally formed with the lead frame.   
     
     
         13 . The package structure according to  claim 12 , wherein the current-flowing capability and the heat-dissipating efficiency of the first carrier plate are higher than the current-flowing capability and the heat-dissipating efficiency of the second carrier plate. 
     
     
         14 . The package structure according to  claim 12 , wherein the trace density of the second carrier plate is higher than the trace density of the first carrier plate. 
     
     
         15 . The package structure according to  claim 12 , wherein the first carrier plate is a direct bonded copper substrate, and the second carrier plate is a printed circuit board or an insulated metal substrate. 
     
     
         16 . The package structure according to  claim 12 , wherein the first pin group is electrically connected with the driving circuit, and the second pin group is electrically connected with the power component. 
     
     
         17 . A fabricating method of a package structure, the fabricating method comprising steps of:
 (a) placing a power component on a first carrier plate;   (b) placing a driving circuit on a second carrier plate, and assembling a first pin group and a second pin group on the first carrier plate and/or the second carrier plate, wherein the second carrier plate has at least an opening;   (c) assembling the second carrier plate on the first carrier plate, wherein the power component is accommodated within the opening;   (d) allowing the first carrier, the second carrier, the power component, the driving circuit, the first pin group and the second pin group to be electrically connected with each other;   (e) encapsulating the first carrier, the second carrier, the power component, the driving circuit, the first pin group and the second pin group with an encapsulant member, wherein the first pin group and the second pin group are partially exposed outside the encapsulant member; and   (f) performing a trim and form process to treat the first pin group and the second pin group which are exposed outside the encapsulant member.   
     
     
         18 . The fabricating method according to  claim 17 , further comprising a step (g) of forming the opening in the second carrier plate, wherein the step (g) is performed after the step (a) and before the step (b). 
     
     
         19 . The fabricating method according to  claim 17 , wherein in the step (c), the second carrier plate is attached on the first carrier plate via a bonding material.

Join the waitlist — get patent alerts

Track US2019043799A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.