US2019027509A1PendingUtilityA1

Array Substrate and Display Device

Assignee: BOE TECHNOLOGY GROUP CO LTDPriority: Dec 2, 2016Filed: Jul 6, 2017Published: Jan 24, 2019
Est. expiryDec 2, 2036(~10.3 yrs left)· nominal 20-yr term from priority
G02F 1/1368G02F 1/136204G02F 1/13452G02F 1/136286H10P 14/3434H10D 64/011H10W 90/734H10W 90/732H10W 74/147H10W 74/137H10W 74/43H01L 21/441H01L 2224/32225H01L 23/291G02F 2001/136295H01L 27/1244H01L 29/66969H01L 24/32H01L 27/1262H01L 27/1225H01L 23/3171H01L 29/7869H01L 2224/32145H01L 23/3192H01L 21/02565H10D 99/00H10D 86/451H10D 86/441H10D 86/423H10D 86/0212H10D 86/40H10D 30/6755H10D 86/443H10D 86/60G02F 1/136295H10K 59/12H10K 59/124
62
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

An array substrate and a display device are provided. The array substrate includes a base substrate, and a first conductive layer and a second conductive layer which are sequentially disposed on the base substrate, and at least two passivation layers are continuously arranged between the first conductive layer and the second conductive layer in a direction perpendicular to the base substrate.

Claims

exact text as granted — not AI-modified
1 . An array substrate, comprising: a base substrate, a first conductive layer and a second conductive layer which are sequentially disposed on the base substrate, wherein at least two passivation layers are continuously arranged between the first conductive layer and the second conductive layer in a direction perpendicular to the base substrate. 
     
     
         2 . The array substrate according to  claim 1 , further comprising a third conductive layer, wherein the third conductive layer is arranged between the base substrate and the first conductive layer, and the third conductive layer is electrically insulated from the first conductive layer and the second conductive layer. 
     
     
         3 . The array substrate according to  claim 1 , wherein the first conductive layer comprises a plurality of first conductive elements which are insulated from each other, the second conductive layer comprises a plurality of second conductive elements which are insulated from each other, the plurality of first conductive elements and the plurality of second conductive elements correspond to each other in one-to-one manner, and each of the second conductive elements is electrically connected with its corresponding first conductive element through a via hole penetrating through the at least two passivation layers. 
     
     
         4 . The array substrate according to  claim 3 , further comprising a groove, wherein the groove penetrates through at least one passivation layer close to the plurality of second conductive elements among the at least two passivation layers, the groove does not penetrate through a passivation layer in contact with the plurality of first conductive elements among the at least two passivation layers, and the groove comprises an interval portion, and the interval portion is located between the second conductive elements adjacent to each other in a direction parallel to the base substrate. 
     
     
         5 . The array substrate according to  claim 4 , wherein the groove further comprises a connection portion, and the interval portions adjacent to each other are connected with each other by the connection portion. 
     
     
         6 . The array substrate according to  claim 1 , wherein a passivation layer of the at least two passivation layers close to the second conductive layer is made of SiN x . 
     
     
         7 . The array substrate according to  claim 1 , wherein the at least two passivation layers comprises three passivation layers, the three passivation layers comprise a first passivation layer, a second passivation layer and a third passivation layer which are sequentially arranged on the base substrate, the first passivation layer is made of SiO x , the second passivation layer is made of SiOxNy, and the third passivation layer is made of SiN x . 
     
     
         8 . The array substrate according to  claim 1 , wherein the array substrate comprises a display region and a peripheral region arranged on at least one side of the display region, the first conductive layer, the at least two passivation layers and the second conductive layer are arranged in the peripheral region. 
     
     
         9 . The array substrate according to  claim 8 , wherein the display region further comprises a first electrode arranged in a same layer as the first conductive layer, and a second electrode arranged in a same layer as the second conductive layer, the at least two passivation layers are disposed between the first electrode and the second electrode, the first electrode comprises a source electrode and a drain electrode, and the second electrode comprises a pixel electrode or a common electrode. 
     
     
         10 . The array substrate according to  claim 1 , wherein the array substrate comprises a display region and a peripheral region arranged on at least one side of the display region, the first conductive layer, the at least two passivation layers and the second conductive layer are arranged in the display region. 
     
     
         11 . The array substrate according to  claim 10 , wherein a passivation layer of the at least two passivation layers close to the second conductive layer is made of SiN x . 
     
     
         12 . The array substrate according to  claim 10 , wherein the at least two passivation layers comprises three passivation layers, the three passivation layers comprise a first passivation layer, a second passivation layer and a third passivation layer which are sequentially arranged on the base substrate, the first passivation layer is made of SiO x , the second passivation layer is made of SiOxNy, and the third passivation layer is made of SiN x . 
     
     
         13 . A display device, comprising the array substrate according to  claim 1 . 
     
     
         14 . The display device according to  claim 13 , further comprising a circuit board, wherein the circuit board is provided with a connection electrode layer, the connection electrode layer comprises a plurality of connection electrodes insulated from each other, the plurality of connection electrodes and the plurality of second conductive elements correspond to each other in one-to-one manner, and the connection electrodes are respectively connected with the second conductive elements through an anisotropic conductive adhesive. 
     
     
         15 . The display device according to  claim 17 , wherein a portion of the anisotropic conductive adhesive provided in the groove has a crack. 
     
     
         16 . The display device according to  claim 14 , wherein the first conductive layer comprises a plurality of first conductive elements which are insulated from each other, the second conductive layer comprises a plurality of second conductive elements which are insulated from each other, the plurality of first conductive elements and the plurality of second conductive elements correspond to each other in one-to-one manner, and each of the second conductive elements is electrically connected with its corresponding first conductive element through a via hole penetrating through the at least two passivation layers. 
     
     
         17 . The display device according to  claim 16 , wherein the array substrate further comprises a groove, the groove penetrates through at least one passivation layer close to the plurality of second conductive elements among the at least two passivation layers, the groove does not penetrate through a passivation layer in contact with the plurality of first conductive elements among the at least two passivation layers, and the groove comprises an interval portion, and the interval portion is located between the second conductive elements adjacent to each other in a direction parallel to the base substrate.

Join the waitlist — get patent alerts

Track US2019027509A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.