US2018308964A1PendingUtilityA1

Semiconductor device

Assignee: RENESAS ELECTRONICS CORPPriority: May 26, 2014Filed: Jun 26, 2018Published: Oct 25, 2018
Est. expiryMay 26, 2034(~7.8 yrs left)· nominal 20-yr term from priority
H01L 29/7397H01L 21/823892H01L 27/0922H01L 29/1095H10D 84/856H10D 84/0191H10D 84/038H10D 62/393H10D 12/481H10D 84/8314
53
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

The present invention makes it possible, in a manufacturing process of a semiconductor device, to inhibit: impurities from diffusing from a substrate to a semiconductor layer; and the withstand voltage of a transistor from deteriorating. In the present invention, a first electrically conductive type epitaxial layer is formed over a first electrically conductive type base substrate. The impurity concentration of the epitaxial layer is lower than that of the base substrate. A second electrically conductive type first embedded layer and a second electrically conductive type second embedded layer are formed in the epitaxial layer. The second embedded layer is deeper than the first embedded layer, is kept away from the first embedded layer, and has an impurity concentration lower than the first embedded layer. A transistor is further formed in the epitaxial layer.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A semiconductor device having: a first electrically conductive type base substrate; a first electrically conductive type semiconductor layer being formed over the base substrate and having an impurity concentration lower than the base substrate; a second electrically conductive type first embedded layer formed in the semiconductor layer; a second embedded layer being formed in the semiconductor layer, being deeper than the first embedded layer, being kept away from the first embedded layer, and having an impurity concentration lower than the first embedded layer; and transistors formed in the semiconductor layer. 
     
     
         2 . A semiconductor device according to  claim 1 ,
 wherein the semiconductor device has trenches being formed in the semiconductor layer and surrounding the transistors and an insulating film embedded into the trenches; and the bottom faces of the trenches are located at positions shallower than the second embodiment layer.   
     
     
         3 . A semiconductor device according to  claim 1 ,
 wherein the semiconductor device has a hole formed in the semiconductor layer, an insulating layer formed over the side face of the hole, and a conductor embedded into the hole; and the bottom face of the hole is deeper than the second embedded layer.   
     
     
         4 . A semiconductor device according to  claim 3 ,
 wherein the semiconductor device has a first electrically conductive type region being formed in the semiconductor layer, being located at the bottom part of the hole, and having an impurity concentration higher than the semiconductor layer.   
     
     
         5 . A semiconductor device according to  claim 1 ,
 wherein P is introduced into the second embedded layer and B is introduced into the base substrate.

Join the waitlist — get patent alerts

Track US2018308964A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.