US2018261578A1PendingUtilityA1

Package structure and method of manufacturing the same

Assignee: PHOENIX PIONEER TECHNOLOGY CO LTDPriority: Aug 4, 2014Filed: May 9, 2018Published: Sep 13, 2018
Est. expiryAug 4, 2034(~8 yrs left)· nominal 20-yr term from priority
H10W 70/682H10W 72/072H10W 90/724H10W 72/07254H10W 72/253H10W 72/225H10W 72/252H10W 72/242H10P 72/7424H10P 72/74H10W 72/00H10W 70/635H10W 70/095H10W 72/20H10W 70/614H10W 90/00H01L 23/50H05K 2201/10545H05K 3/0032H05K 2201/10037H05K 2201/10015H01L 23/49827H05K 3/4682H05K 3/4697H01L 2224/131H05K 1/183H01L 2221/68345H01L 24/17H01L 2924/19041H05K 2201/10007H05K 3/0044H05K 1/0231H01L 2224/16235H01L 2924/19043Y10T29/49131H01L 21/486H05K 2201/1003H05K 2201/10H01L 25/50H01L 2924/19042H01L 23/5389H05K 3/284H01L 25/16H05K 3/3431H01L 2924/19105H01L 24/81H01L 25/0657H05K 1/185H01L 2924/15331H05K 1/162H01L 2224/16227H01L 21/6835H01L 2924/15153
46
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method of manufacturing a package structure is provided, including forming a first wiring layer on a carrier board, forming a plurality of first conductors on the first wiring layer, forming a first insulating layer that encapsulates the first wiring layer and the first conductors, forming a second wiring layer on the first insulating layer, forming a plurality of second conductors on the second wiring layer, forming a second insulating layer that encapsulates the second wiring layer and the second conductors, and forming at least an opening on the second insulating layer for at least one electronic component to be disposed therein. Since the first and second insulating layers are formed before the opening, there is no need of stacking or laminating a substrate that already has an opening, and the electronic component will not be laminated and make a displacement. Therefore, the package structure thus manufactured has a high yield rate. The present invention further provides the package structure.

Claims

exact text as granted — not AI-modified
1 .- 13 . (canceled) 
     
     
         14 . A method of manufacturing a package structure, comprising:
 forming a first wiring layer on a carrier board;   forming a plurality of first conductors on the first wiring layer;   forming on the carrier board a first insulating layer that has a first surface and a second surface opposing the first surface, encapsulates the first wiring layer and the first conductors, and is coupled to the carrier board via the first surface of the first insulating layer;   forming on the second surface of the first insulating layer a second wiring layer that is electrically connected with the first wiring layer via the first conductors;   disposing a plurality of second conductors on the second wiring layer;   forming on the second surface of the first insulating a second insulating layer that encapsulates the second wiring layer and the second conductors;   forming at least one opening on the second insulating layer, for a portion of a surface of the second wiring layer to be exposed therefrom; and   disposing in the opening at least one electronic component that is electrically connected with the second wiring layer.   
     
     
         15 . The method of  claim 14 , wherein the first wiring layer has a surface flush with the first surface of the first insulating layer. 
     
     
         16 . The method of  claim 14 , wherein the first conductors are conductive pillars. 
     
     
         17 . The method of  claim 14 , wherein the second conductors are conductive pillars. 
     
     
         18 . The method of  claim 14 , wherein the surface of the second wiring layer is higher than or flush with a bottom surface of the opening. 
     
     
         19 . The method of  claim 14 , wherein the surface of the second wiring layer is lower than or flush with a bottom surface of the opening. 
     
     
         20 . The method of  claim 14 , wherein the second wiring layer comprises a plurality of electrical contact pads and a plurality of conductive traces, and the electrical contact pads are coupled to and electrically connected with the electronic component. 
     
     
         21 . The method of  claim 20 , wherein the electrical contact pads are connected with the first conductors. 
     
     
         22 . The method of  claim 20 , wherein the electrical contact pads are not connected with the first conductors, and the conductive traces are connected with the first conductors. 
     
     
         23 . The method of  claim 14 , wherein the opening is formed by a grinding process or a laser process. 
     
     
         24 . The method of  claim 14 , wherein the opening has a step-like structure therein. 
     
     
         25 . The method of  claim 14 , wherein the electronic component is an active component, a passive component, or a combination thereof. 
     
     
         26 . The method of  claim 14 , further comprising disposing on the second insulating layer a plurality of conductive elements that are electrically connected with the second conductors. 
     
     
         27 . The method of  claim 14 , further comprising removing the carrier board after the opening is formed. 
     
     
         28 . The method of  claim 27 , further comprising, after the carrier board is removed, disposing another electronic component on the first surface of the first insulating layer and electrically connecting the another electronic component to the first wiring layer.

Join the waitlist — get patent alerts

Track US2018261578A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.