US2018182688A1PendingUtilityA1
Power module semiconductor device and inverter equipment, and fabrication method of the power module semiconductor device, and metallic mold
Est. expirySep 20, 2032(~6.1 yrs left)· nominal 20-yr term from priority
Inventors:Toshio Hanada
H10W 74/00H10W 72/075H10W 72/073H10W 72/884H10W 90/754H10W 72/865H10W 72/5473H10W 72/527H10W 72/07552H10W 72/926H10W 72/59H10W 90/00H10W 90/734H10W 90/736H10W 72/347H10W 72/07354H10W 74/111H10W 95/00H10W 90/701H10W 74/016H10W 70/658H10W 70/611H10W 70/60H10W 40/255H10W 20/40H01L 2924/1305H01L 2224/45015H01L 24/32H01L 23/538H01L 24/73H01L 2224/49113H01L 2924/19107H01L 25/07H01L 2224/33181H01L 24/33H01L 25/18H01L 24/49H02M 7/003H01L 24/48H01L 2924/181H01L 2224/73265H01L 2224/04042H01L 2924/207H01L 21/50H01L 23/482H01L 23/49844H01L 23/3107H01L 2924/13055H01L 2224/92247H01L 2924/00012H01L 2924/13091H01L 23/3735H01L 2224/73215H01L 2924/30107H01L 23/49811H01L 25/072H01L 2924/12032H01L 2224/32245H01L 2924/10272H01L 21/565Y02B70/10
58
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
The power module semiconductor device ( 2 ) includes: an insulating substrate ( 10 ); a first pattern ( 10 a ) (D) disposed on the insulating substrate ( 10 ); a semiconductor chip (Q) disposed on the first pattern; a power terminal (ST, DT) and a signal terminal (CS, G, SS) electrically connected to the semiconductor chip; and a resin layer ( 12 ) configured to cover the semiconductor chip and the insulating substrate. The signal terminal is disposed so as to be extended in a vertical direction with respect to a main surface of the insulating substrate.
Claims
exact text as granted — not AI-modified1 . A power module semiconductor device comprising:
an insulating substrate; a first pattern of a copper plate layer disposed on the insulating substrate; a semiconductor chip disposed on the first pattern; a power terminal and a signal terminal electrically connected to the semiconductor chip; and a resin layer configured to cover the semiconductor chip and the insulating substrate, wherein the signal terminal is disposed so as to be extended in a vertical direction with respect to a main surface of the insulating substrate.
2 - 20 . (canceled)Join the waitlist — get patent alerts
Track US2018182688A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.