Envelope detecting circuit
Abstract
An envelope detecting circuit is for generating an envelope signal of an input RF signal described. The envelope detecting circuit includes an input terminal, an output terminal, a transistor, and an integrating circuit. The transistor, which is operated in the class B or the class C mode, receives the input RF signal from the input terminal, amplifies the input RF signal, and outputs an amplified signal. The integrating circuit, which is provided between the transistor and the output terminal, provides a series circuit of a resistor and a capacitor between the bias supply and the ground. The transistor receives the bias through the resistor. The capacitor holds bottom levels of the amplified signal.
Claims
exact text as granted — not AI-modifiedI claim:
1 . An envelope detecting circuit, comprising:
an input terminal that receives an input radio-frequency (RF) signal; an output terminal that outputs an envelope signal of the input RF signal; a transistor that receives the input RF signal in a control terminal thereof from the input terminal, amplifies the input RF signal, and outputs an amplified signal in one of current terminals that is connected with the output terminal; and an integrating circuit provided between the transistor and the output terminal, the integrating circuit including a resistor and a capacitor connected in series between a bias supply and a ground, the transistor receiving a bias in the one of the current terminals from the bias supply through the resistor, wherein the transistor is operated in a class B mode or a class C mode.
2 . The envelope detecting circuit of claim 1 ,
wherein the integrating circuit has a time constant greater than a period of the input RF signal.
3 . The envelope detecting circuit of claim 1 ,
wherein the transistor is operated in the class C mode.
4 . The envelope detecting circuit of claim 1 .
further including a low-pass filter provided between the transistor and the output terminal, the low-pass filter eliminating a primary frequency component of the input RF signal.
5 . The envelope detecting circuit of claim 4 ,
wherein the low-pass filter includes the capacitor.
6 . An envelope detecting circuit comprising:
an input terminal that receive an input radio-frequency (RF) signal; an output terminal that outputs an envelope signal of the input RF signal; a balun that receives the input RF signal from the input terminal and generates two input signals complementary to each other; and two envelope detecting units each receiving the input signals from the balun and generating envelope signal in the output terminal, wherein the envelope detecting units each provide
a transistor that receives the input signal from the balun, amplifies the input signal, and outputs an amplified signal in one of current terminals that is connected with the output terminal, the transistor being operated in a class B or a class C mode,
an integrating circuit provided between the transistor and the output terminal, the integrating circuit including a resistor and a capacitor connected in series between a bias supply and a ground, the transistor being biased in the one of the current terminals by the bias supply through the resistor.
7 . The envelope detecting circuit of claim 6 ,
wherein the integrating circuit has a time constant greater than a period of the input RF signal.
8 . The envelope detecting circuit of claim 6 ,
wherein the transistor in the envelope detecting unit is operated in the class C mode.
9 . The envelope detecting circuit of claim 6 .
further including a low-pass filter provided between the transistor and the output terminal, the low-pass filter eliminating a primary frequency component of the input RF signal and a double of the primary frequency component.
10 . The envelope detecting circuit of claim 9 ,
wherein the low-pass filter includes the capacitor.Join the waitlist — get patent alerts
Track US2018115283A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.