US2018114781A1PendingUtilityA1
Package structure and manufacturing method thereof
Est. expiryOct 21, 2036(~10.2 yrs left)· nominal 20-yr term from priority
H10W 90/754H10W 90/736H10W 90/734H10W 90/724H10W 90/722H10W 90/291H10W 90/288H10W 74/00H10W 72/5525H10W 72/5522H10W 72/884H10W 72/877H10W 72/354H10W 72/352H10W 72/252H10W 72/242H10W 72/072H10W 72/59H10W 72/29H10W 72/019H10W 70/65H10W 70/60H10W 40/70H10W 90/701H10W 90/401H10W 76/12H10W 74/117H10W 74/114H10W 74/016H10W 74/15H10W 74/012H10W 74/01H10W 72/0198H10W 72/075H10W 72/073H10W 72/50H10W 72/013H10W 72/012H10W 72/00H10W 70/635H10W 70/611H10W 70/095H10W 70/093H10W 40/778H10W 72/874H10W 99/00H10W 72/07521H10W 72/353H10W 72/325H10W 90/796H10W 90/00H10W 72/07502H10W 72/07302H10W 74/111H10W 40/226H10W 74/014H10W 95/00H01L 2225/1058H01L 23/3121H01L 23/49816H01L 2225/1035H01L 2224/32225H01L 24/32H01L 2224/73253H01L 23/49827H01L 2225/1041H01L 2224/16235H01L 23/50H01L 25/105H01L 23/49H01L 24/16H01L 23/49833
56
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A package structure and a manufacturing method thereof are provided. The package structure includes a circuit carrier, a substrate, a die, a plurality of conductive wires and an encapsulant. The substrate is disposed on the circuit carrier and includes a plurality of openings. The die is disposed between the circuit carrier and the substrate. The conductive wires go through the openings of the substrate to electrically connect between the substrate and the circuit carrier. The encapsulant is disposed on the circuit carrier and encapsulates the die, the substrate and the conductive wires.
Claims
exact text as granted — not AI-modifiedWhat is claimed is:
1 . A manufacturing method of a package structure, comprising:
disposing a die on a circuit carrier; disposing a substrate on the die, wherein the substrate comprises a plurality of openings; forming a plurality of conductive wires going through the openings of the substrate to form electrical connection between the substrate and the circuit carrier; and forming an encapsulant on the circuit carrier to encapsulate the die, the substrate and the conductive wires.
2 . The manufacturing method of a package structure according to claim 1 , wherein the die is disposed on the circuit carrier through flip-chip bonding.
3 . The manufacturing method of a package structure according to claim 1 , wherein disposing the substrate on the die is adhering disposing the substrate and the die to each other using an adhesive layer.
4 . The manufacturing method of a package structure according to claim 1 , wherein forming a plurality of conductive wires is forming a plurality of conductive wires through a wire bonder.
5 . The manufacturing method of a package structure according to claim 1 , wherein each of the conductive wires comprises a first segment connected to the circuit carrier, a second segment connected to the substrate and a central segment connected between the first segment and the second segment, the first segment is formed below the substrate, the second segment is formed above the substrate and the central segment is formed in one of the corresponding openings of the substrate.
6 . The manufacturing method of a package structure according to claim 1 , further comprising:
forming the openings on the substrate, wherein the openings surround the periphery of the die.
7 . The manufacturing method of a package structure according to claim 1 further comprising:
forming a plurality of vias on the encapsulant to expose at least a portion of the substrate.
8 . The manufacturing method of a package structure according to claim 7 , wherein a depth of the vias is a distance between a surface of the substrate farthest from the circuit carrier and a surface of encapsulant farthest from the circuit carrier.
9 . The manufacturing method of a package structure according to claim 7 , further comprising:
filling the vias with a conductive element.
10 . The manufacturing method of a package structure according to claim 9 , further comprising:
disposing a semiconductor element on the encapsulant and electrically connecting the semiconductor element to the substrate through the vias.
11 . A package structure, comprising:
a circuit carrier; a substrate, disposed on the circuit carrier, wherein the substrate comprises a plurality of openings; a die, disposed between the circuit carrier and the substrate; a plurality of conductive wires, going through the openings of the substrate to electrically connect between the substrate and the circuit carrier; and an encapsulant, disposed on the circuit carrier, wherein the encapsulant encapsulates the die, the substrate and the conductive wires.
12 . The package structure according to claim 11 , further comprising:
an adhesive layer, disposed between the circuit carrier and the substrate.
13 . The package structure according to claim 11 , wherein the die comprises a plurality of conductive bumps facing toward the circuit carrier, and the die is electrically connected to the circuit carrier through the conductive bumps.
14 . The package structure according to claim 11 , wherein a loop height of each of the conductive wires is greater than a distance between a surface of the substrate opposite to the circuit carrier and a surface of the circuit carrier facing toward the substrate.
15 . The package structure according to claim 11 , wherein each of the conductive wires comprises a first segment connected to the circuit carrier, a second segment connected to the substrate and a central segment connected between the first segment and the second segment, the first segment is disposed below the substrate, the second segment is disposed above the substrate and the central segment is disposed in one of the corresponding openings of the substrate.
16 . The package structure according to claim 11 , wherein the openings are arranged on the substrate surrounding the periphery of the die.
17 . The package structure according to claim 11 , wherein the encapsulant comprises a plurality of vias exposing at least a portion of the substrate.
18 . The package structure according to claim 17 , wherein a depth of the vias is a distance between a surface of the substrate farthest from the circuit carrier and a surface of the encapsulant farthest from the circuit carrier.
19 . The package structure according to claim 17 , wherein the encapsulant comprises a conductive element disposed in the vias.
20 . The package structure according to claim 19 , further comprising:
a semiconductor element, disposed on the encapsulant, wherein the semiconductor element is electrically connected to the substrate through the vias.Join the waitlist — get patent alerts
Track US2018114781A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.