US2017373639A1PendingUtilityA1

Method And System For A Multi-Core Multi-Mode Voltage-Controlled-Oscillator (VCO)

Assignee: MAXLINEAR INCPriority: Jul 31, 2015Filed: Sep 8, 2017Published: Dec 28, 2017
Est. expiryJul 31, 2035(~9 yrs left)· nominal 20-yr term from priority
H03B 27/00H03B 5/20H03B 2200/009H03L 7/23
53
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Methods and systems for a multi-core multi-mode voltage-controlled-oscillator (VCO) may comprise generating a plurality of oscillating signals utilizing a plurality of voltage controlled oscillators (VCOs) arranged symmetrically on an integrated circuit, where interconnects for the VCOs may be arranged in quiet zones at locations equidistant from each pair of VCOs. An interconnection ring may be centered within the arranged VCOs that comprises at least two conductive lines that couple to output terminals each VCO. The VCOs may receive control signals from interconnects coupled to at least one conductive line in the interconnection ring. The VCOs may receive control signals from a conductive line in said interconnection ring. A positive terminal of a first VCO of a pair of adjacent VCOs of the plurality of VCOs may be coupled to a same conductive line of the interconnection ring as a negative terminal of a second of the pair of adjacent VCOs.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A system, comprising:
 a plurality of voltage controlled oscillators (VCOs) arranged symmetrically on an integrated circuit, wherein interconnects for said VCOs are arranged in quiet zones at locations equidistant from each pair of said plurality of VCOs, each of said plurality of VCOs being operable to generate an output signal at a configurable frequency and being coupled to an interconnection ring centered within said arranged VCOs.   
     
     
         2 . The system of  claim 1 , wherein said interconnection ring comprises at least two conductive lines. 
     
     
         3 . The system of  claim 1 , wherein said interconnection ring couples a control signal to said plurality of VCOs. 
     
     
         4 . The system of  claim 1 , comprising impedances coupling said VCOs to said interconnection ring. 
     
     
         5 . The system of  claim 1 , wherein a positive terminal of a first VCO of a pair of adjacent VCOs of said plurality of VCOs is coupled to a same conductive line of said interconnection ring as a negative terminal of a second of said pair of adjacent VCOs. 
     
     
         6 . The system of  claim 1 , wherein said interconnection ring is circular. 
     
     
         7 . The system of  claim 1 , wherein bias signals are communicated to each of said plurality of VCOs from said interconnection ring. 
     
     
         8 . The system of  claim 1 , wherein said plurality of VCOs comprises four VCOs arranged equidistant from a center point. 
     
     
         9 . A method, comprising:
 generating a plurality of oscillating signals utilizing a plurality of voltage controlled oscillators (VCOs) arranged symmetrically on an integrated circuit, wherein interconnects for said VCOs are arranged in quiet zones at locations equidistant from each pair of said plurality of VCOs, and wherein an interconnection ring is centered within said arranged VCOs.   
     
     
         10 . The method according to  claim 9 , wherein said interconnection ring comprises at least two conductive lines. 
     
     
         11 . The method according to  claim 9 , comprising coupling a control signal to said plurality of VCOs via said interconnection ring. 
     
     
         12 . The method according to  claim 9 , comprising impedances coupling said VCOs to said interconnection ring. 
     
     
         13 . The method according to  claim 9 , wherein a positive terminal of a first VCO of a pair of adjacent VCOs of said plurality of VCOs is coupled to a same conductive line of said interconnection ring as a negative terminal of a second of said pair of adjacent VCOs. 
     
     
         14 . The method according to  claim 9 , wherein said interconnection ring is circular. 
     
     
         15 . The method of  claim 9 , comprising communicating bias signals to each of said plurality of VCOs from said interconnection ring. 
     
     
         16 . The method of  claim 9 , wherein said plurality of VCOs comprises four VCOs arranged equidistant from a center point. 
     
     
         17 . A system, comprising:
 a plurality of voltage controlled oscillators (VCOs) arranged symmetrically on an integrated circuit, wherein interconnects for said VCOs are arranged in quiet zones at locations equidistant from each pair of said plurality of VCOs and an interconnection ring centered within said plurality of VCOs, said interconnection ring being coupled to said interconnects, each of said plurality of VCOs being operable to generate an output signal at a configurable frequency.   
     
     
         18 . The system of  claim 17 , comprising impedances coupling said VCOs to said interconnection ring. 
     
     
         19 . The system of  claim 17 , wherein a positive terminal of a first VCO of a pair of adjacent VCOs of said plurality of VCOs is coupled to a same conductive line of said interconnection ring as a negative terminal of a second of said pair of adjacent VCOs. 
     
     
         20 . A system, comprising:
 a plurality of voltage controlled oscillators (VCOs) arranged symmetrically on an integrated circuit, wherein interconnects for said VCOs are arranged in quiet zones at locations equidistant from each pair of said plurality of VCOs, each of said plurality of VCOs being operable to generate an output signal at a configurable frequency, wherein an interconnection ring is centered within said arranged VCOs.   
     
     
         21 . The system of  claim 20 , comprising impedances coupling said VCOs to said interconnection ring. 
     
     
         22 . The system of  claim 20 , wherein said interconnection ring is circular. 
     
     
         23 . The system of  claim 20 , wherein bias signals are communicated to each of said plurality of VCOs from said interconnection ring. 
     
     
         24 . The system of  claim 20 , wherein said plurality of VCOs comprises four VCOs arranged equidistant from a center point. 
     
     
         25 . A method, comprising:
 generating a plurality of oscillating signals utilizing a plurality of voltage controlled oscillators (VCOs) arranged symmetrically on an integrated circuit, wherein interconnects for said VCOs are arranged in quiet zones at locations equidistant from each pair of said plurality of VCOs, and wherein an interconnection ring is centered within said arranged VCOs.   
     
     
         26 . The method according to  claim 25 , comprising impedances coupling said VCOs to said interconnection ring. 
     
     
         27 . The method according to  claim 25 , wherein said interconnection ring is circular. 
     
     
         28 . The method of  claim 25 , comprising communicating bias signals to each of said plurality of VCOs from said interconnection ring. 
     
     
         29 . The method of  claim 25 , wherein said plurality of VCOs comprises four VCOs arranged equidistant from a center point. 
     
     
         30 . A system, comprising:
 a plurality of voltage controlled oscillators (VCOs) arranged symmetrically on an integrated circuit, wherein interconnects for said VCOs are arranged in quiet zones at locations equidistant from each pair of said plurality of VCOs and an interconnection ring centered within said plurality of VCOs, said interconnection ring being coupled to said interconnects, each of said plurality of VCOs being operable to generate an output signal at a configurable frequency.   
     
     
         31 . The system of  claim 30 , comprising impedances coupling said VCOs to said interconnection ring.

Join the waitlist — get patent alerts

Track US2017373639A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.