US2017301632A1PendingUtilityA1

Package and method of manufacturing the same

Assignee: SAMSUNG ELECTRO MECHPriority: Jul 30, 2014Filed: Jun 29, 2017Published: Oct 19, 2017
Est. expiryJul 30, 2034(~8 yrs left)· nominal 20-yr term from priority
H10P 54/00H10W 90/724H10W 90/297H10W 90/20H10W 72/0198H10W 70/685H10W 90/701H10W 90/00H10W 74/117H10W 74/111H10W 74/016H10W 74/014H10W 72/072H10W 70/635H10W 20/20H10W 42/276H10W 42/20H01L 23/552H01L 21/565H01L 2224/16227H01L 21/78H01L 23/481H01L 25/50H01L 24/97H01L 21/561H01L 25/0657H01L 23/3107H01L 24/16H01L 24/81H10W 74/00H10W 72/00
50
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

The method of manufacturing a package comprising: preparing a strip substrate having a plurality of separate package regions which are partitioned by a dicing region and via pads which are connected to one ends of plated tails which are divided to be disconnected in the dicing region; mounting at least one electronic component on at least one surface of each package region of the substrate; forming a connection pattern having conductivity in disconnected portions of the plated tails to form electrical connections therebetween; forming a molded part on the surface of the substrate to enclose the electronic component; forming at least one via penetrating through the molded part by applying current through the plated tails; and dicing the substrate in the dicing region to divide the substrate into separate packages, each having the connection pattern exposed to the exterior of the substrate.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A method of manufacturing a package, the method comprising:
 preparing a strip substrate having a plurality of separate package regions which are partitioned by a dicing region and via pads which are connected to one ends of plated tails which are divided to be disconnected in the dicing region;   mounting at least one electronic component on at least one surface of each package region of the substrate;   forming a connection pattern having conductivity in disconnected portions of the plated tails to form electrical connections therebetween;   forming a molded part on the surface of the substrate to enclose the electronic component;   forming at least one via penetrating through the molded part by applying current through the plated tails; and   dicing the substrate in the dicing region to divide the substrate into separate packages, each having the connection pattern exposed to the exterior of the substrate.   
     
     
         2 . The method of  claim 1 , wherein the forming of the via includes:
 forming a via hole penetrating through the molded part to expose the via pad; and   forming the via by applying the current through the plated tail connected to the via pad to allow the via hole to be filled with an electroplating layer.   
     
     
         3 . The method of  claim 1 , wherein the connection pattern having conductivity becomes nonconductive by the dicing of the substrate in the dicing region. 
     
     
         4 . The method of  claim 1 , wherein the dicing of the substrate in the dicing region is performed using a router, a blade, a laser, or combinations thereof. 
     
     
         5 . The method of  claim 1 , further comprising removing conductivity from the exposed portion of the connection pattern after the dividing of the substrate into the separate packages. 
     
     
         6 . The method of  claim 1 , wherein the connection pattern is formed to be co-planar with the via pad. 
     
     
         7 . The method of  claim 1 , wherein the substrate has at least one circuit pattern extended from the separate package region to the dicing region; and
 the circuit pattern is exposed to the exterior of the separate package by the dicing of the substrate in the dicing region.   
     
     
         8 . The method of  claim 7 , wherein the circuit pattern is a ground electrode. 
     
     
         9 . The method of  claim 8 , wherein the ground electrode is formed to be elongated on an edge of the separate package region. 
     
     
         10 . The method of  claim 7 , further comprising forming a shielding part to cover at least a portion of the separate package after the dividing of the substrate into the separate packages,
 wherein the shielding part is electrically connected to the exposed portion of the circuit pattern.   
     
     
         11 . A method of manufacturing a package, the method comprising:
 preparing a strip substrate having a plurality of separate package regions which are partitioned by a dicing region and one or more circuit layers which are connected to one ends of plated tails which are divided to be disconnected in the dicing region;   mounting at least one electronic component on at least one surface of each package region of the substrate;   forming a connection pattern having conductivity in disconnected portions of the plated tails to form electrical connections therebetween;   forming a molded part on the surface of the substrate to enclose the electronic component;   forming at least one via penetrating through the molded part by applying current to the circuit layer connected to one ends of the plated tails through the plated tails;   dicing the substrate in the dicing region to divide the substrate into separate packages, each having the connection pattern exposed to the exterior of the substrate;   mounting a solder bump on the via; and   mounting a lower package on the solder bump.

Join the waitlist — get patent alerts

Track US2017301632A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.