US2017236780A1PendingUtilityA1

Integrated circuit having improved electromigration performance and method of forming same

Assignee: GLOBALFOUNDRIES INCPriority: Feb 11, 2016Filed: Apr 12, 2017Published: Aug 17, 2017
Est. expiryFeb 11, 2036(~9.5 yrs left)· nominal 20-yr term from priority
H10W 20/4437H10P 14/47H10W 20/4403H10W 20/425H10W 20/056H10W 20/435H01L 21/76843H01L 23/53238H01L 21/76877H01L 23/5283H01L 23/53252
48
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

An aspect of the disclosure is directed to a method of forming an interconnect for use in an integrated circuit. The method comprises: forming an opening in a dielectric layer on a substrate; filling the opening with a metal such that an overburden outside of the opening is created; subjecting the metal to a microwave energy dose such that atoms from the overburden migrate to within the opening; and planarizing the metal to a top surface of the opening to remove the overburden, thereby forming the interconnect.

Claims

exact text as granted — not AI-modified
We claim: 
     
         1 . An interconnect in an integrated circuit comprising:
 an opening in a dielectric layer on a substrate; and   a metal layer substantially filling the opening,   wherein a concentration of vacancies within the metal layer is below an equilibrium concentration of vacancies within the metal layer.   
     
     
         2 . The integrated circuit of  claim 1 , further comprising:
 a liner layer substantially coating the opening; and   a seed layer substantially coating the liner layer within the opening and beneath the metal layer.   
     
     
         3 . The integrated circuit of  claim 2 , wherein the liner layer includes at least one of: tantalum, tantalum nitride, tantalum-aluminum nitride, tantalum silicide, titanium, titanium nitride, titanium-silicon nitride, tungsten, cobalt, manganese, and ruthenium and
 wherein the seed layer includes a copper seed layer.   
     
     
         4 . The integrated circuit of  claim 1 , wherein the metal layer includes at least one of: copper, silver, cobalt, or gold. 
     
     
         5 . The integrated circuit of  claim 1 , further comprising:
 a dielectric cap layer over the metal layer.

Join the waitlist — get patent alerts

Track US2017236780A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.