US2017186617A1PendingUtilityA1

Semiconductor structure

Assignee: UNITED MICROELECTRONICS CORPPriority: Dec 10, 2012Filed: Mar 9, 2017Published: Jun 29, 2017
Est. expiryDec 10, 2032(~6.4 yrs left)· nominal 20-yr term from priority
H10P 95/00H10P 30/40H10P 14/69215H10P 14/6532H10P 14/6529H10P 14/6526H10D 64/01344H10D 64/011H10D 64/0134H01L 29/66545H01L 21/28202H01L 21/28185H01L 29/517H10D 64/691H10D 64/685H10D 64/667H10D 64/68H10D 64/017H10D 62/10H10D 30/60H10P 32/20
50
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A semiconductor structure includes a dielectric layer located on a substrate, wherein the dielectric layer includes nitrogen atoms, and the concentration of the nitrogen atoms in the dielectric layer is lower than 5% at a location wherein the distance between this location in the dielectric layer to the substrate is less than 20% of the thickness of the dielectric layer. Moreover, the present invention provides a semiconductor process including the following steps: a dielectric layer is formed on a substrate. Two annealing processes are performed in-situly on the dielectric layer, wherein the two annealing processes have different imported gases and different annealing temperatures.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A semiconductor structure, comprising:
 a dielectric layer located on a substrate, wherein the dielectric layer comprises nitrogen atoms, and the concentration of the nitrogen atoms in the dielectric layer is lower than 5% at a location, wherein the distance between the location in the dielectric layer to the substrate is less than 20% of the thickness of the dielectric layer.   
     
     
         2 . The semiconductor structure according to  claim 1 , wherein the dielectric layer comprises a silicon oxide layer, a silicon oxynitride layer or a hafnium oxide layer. 
     
     
         3 . The semiconductor structure according to  claim 1 , wherein the dielectric layer comprises a gate dielectric layer, a buffer layer or a dielectric layer having high dielectric constant.

Join the waitlist — get patent alerts

Track US2017186617A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.