US2017117419A1PendingUtilityA1

Compact memory structure including tunneling diode

Assignee: QUTEL INCPriority: Mar 12, 2014Filed: Sep 2, 2016Published: Apr 27, 2017
Est. expiryMar 12, 2034(~7.6 yrs left)· nominal 20-yr term from priority
Inventors:Paul R. Berger
H01L 29/365H01L 29/882H01L 29/0688H01L 29/66151H01L 27/10805H01L 29/66121H01L 29/165H01L 27/1052G11C 11/417G11C 11/40603H10D 62/822H10D 62/605H10D 62/125H10D 8/053H10D 8/041H10D 8/755H10B 12/30
42
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A resonant inter-band tunnel diode (RITD) can be fabricated using semiconductor processing similar to that used for Complementary Metal-Oxide-Semiconductor (CMOS) device fabrication, such as can include using silicon. A memory cell (e.g., a random access memory (RAM) cell) can be fabricated to include one or more negative differential resistance device, such as tunneling diodes, such as to provide a single-bit or multi-bit cell. In an example, a “hybrid” memory cell can be fabricated, such as including one or more negative resistance devices, a MOS transistor structure, and a capacitor structure, such as including an integrated capacitor configuration similar to a generally-available dynamic RAM (DRAM) structure, but such as without requiring a refresh and offering a higher area efficiency.

Claims

exact text as granted — not AI-modified
1 . (canceled) 
     
     
         2 . A method, comprising forming an integrated circuit including:
 forming an integrated transistor;   forming an integrated capacitor coupled to the integrated transistor; and   forming multiple negative differential resistance (NDR) devices;   wherein the integrated transistor, the integrated capacitor, and the NDR devices are arranged to provide a multi-state memory cell.   
     
     
         3 . The method of  claim 2 , wherein the NDR devices comprise tunnel diodes. 
     
     
         4 . The method of  claim 3 , comprising coupling the integrated capacitor and at least one tunnel diode in parallel. 
     
     
         5 . The method of  claim 3 , comprising forming the tunnel diodes in a stacked configuration directly upon at least a portion of the transistor. 
     
     
         6 . The method of  claim 3 , wherein at least one tunnel diode includes at least one resonant interband tunneling diode (RITD).

Join the waitlist — get patent alerts

Track US2017117419A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.