US2017110519A1PendingUtilityA1

Array substrate, display device having the same, and manufacturing method thereof

Assignee: BOE TECHNOLOGY GROUP CO LTDPriority: Jun 12, 2015Filed: Dec 28, 2015Published: Apr 20, 2017
Est. expiryJun 12, 2035(~8.9 yrs left)· nominal 20-yr term from priority
Inventors:Ming-Hung Hsu
H10K 59/876H10K 59/35H10K 59/121H01L 51/504H01L 51/5262H01L 27/3206H01L 2227/32H01L 27/3204H01L 27/3211H01L 27/3209H10K 59/122H10K 59/351H10K 59/86H10K 2102/351H10K 50/13H10K 50/11H10K 50/852H10K 50/85H10K 59/30H10K 59/32H10K 59/10
54
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

The present application discloses an array substrate comprising a sub-pixel having a first light emitting area and a second light emitting area structurally different from the first light emitting area. The sub-pixel comprises a first electrode on a base substrate; a first light emitting layer in the first light emitting area and a second light emitting layer in the second light emitting area, the first light emitting layer and the second light emitting layer made of a same material and on a side of the first electrode distal to the base substrate; and a first tuning layer between the first light emitting layer and the first electrode in the first light emitting area.

Claims

exact text as granted — not AI-modified
1 . An array substrate comprising a sub-pixel having a first light emitting area and a second light emitting area structurally different from the first light emitting area, wherein the sub-pixel comprising:
 a first electrode on a base substrate;   a first light emitting layer in the first light emitting area and a second light emitting layer in the second light emitting area, the first light emitting layer and the second light emitting layer made of a same material and on a side of the first electrode distal to the base substrate; and   a first tuning layer between the first light emitting layer and the first electrode in the first light emitting area.   
     
     
         2 . The array substrate of  claim 1 , wherein the first light emitting area and the second light emitting area have a layered ring structure comprising a central second light emitting sub-area alternately surrounded by N first light emitting sub-areas and M second light emitting sub-areas, N is an integer ≧1, M equals to N or N−1. 
     
     
         3 . The array substrate of  claim 2 , wherein N=1, M=0. 
     
     
         4 . The array substrate of  claim 2 , wherein the sub-pixel further comprises a first hole injection layer on a side of the first light emitting layer proximal to the base substrate in the N first light emitting sub-areas, and a second hole injection layer on a side of the second light emitting layer proximal to the base substrate in the central second light emitting sub-area and the M second light emitting sub-areas;
 the first hole injection layer is in contact with the first tuning layer;   the second hole injection layer is in contact with the first electrode.   
     
     
         5 . The array substrate of  claim 4 , wherein the first hole injection layer and the second hole injection layer are integrally formed as a single body. 
     
     
         6 . The array substrate of claim I, wherein
 the first light emitting area comprises at least one first light emitting sub-area;   the second light emitting area comprises at least one second light emitting sub-area; and   the at least one first light emitting sub-area and the at least one second light emitting sub-area are in an alternate pattern, each of the at least one first light emitting sub-area is adjacent to the at least one second light emitting sub-area, each of the at least one second light emitting sub-area is adjacent to the at least one first light emitting sub-area.   
     
     
         7 . The array substrate of  claim 1 , wherein the first light emitting layer comprises a plurality of first light emitting sub-layers connected in series, and the second light emitting layer comprises a plurality of second light emitting sub-layers connected in series. 
     
     
         8 . The array substrate of  claim 1 , wherein the sub-pixel further comprises a pixel defining layer between the first light emitting area and the second light emitting area. 
     
     
         9 . The array substrate of  claim 1 , wherein the sub-pixel further comprises a second tuning layer between the second light emitting layer and the first electrode in the second light emitting area; wherein the second tuning layer has a property different from the first tuning layer. 
     
     
         10 . The array substrate of  claim 9 , wherein the second tuning layer is made of a material different from that of the first tuning layer. 
     
     
         11 . The array substrate of  claim 9 , wherein the second tuning layer has a thickness different from that of the first tuning layer. 
     
     
         12 . The array substrate of  claim 11 , wherein the first tuning layer is thicker than the second tuning layer by around 25 nm to around 40 nm. 
     
     
         13 . The array substrate of  claim 1 , wherein the first tuning layer has a thickness between around 25 nm to around 40 nm. 
     
     
         14 . The array substrate of  claim 1 , wherein the sub-pixel further comprises a first hole injection layer on a side of the first light emitting layer proximal to the base substrate in the first light emitting area, and a second hole injection layer on a side of the second light emitting layer proximal to the base substrate in the second light emitting area. 
     
     
         15 . The array substrate of  claim 1 , wherein a ratio between an aperture ratio in the first light emitting area and an aperture ration in the second light emitting area correlates with a difference in turn-on voltages between the first light emitting area and the second light emitting area. 
     
     
         16 . A display device comprising an array substrate of  claim 1 . 
     
     
         17 . A method of manufacturing an array substrate comprising a sub-pixel having a first light emitting area and a second light emitting area structurally different from the first light emitting area, comprising:
 forming a first electrode on a base substrate;   forming a first light emitting layer in the first light emitting area and a second light emitting layer in the second light emitting area on a side of the first electrode distal to the base substrate; the second light emitting layer made of a same material as the first light emitting layer; and   forming a first tuning layer between the first light emitting layer and the first electrode in the first light emitting area.   
     
     
         18 . The method of  claim 17 , further comprising forming a second tuning layer between the second light emitting layer and the first electrode in the second light emitting area; wherein the second tuning layer has a property different from the first tuning layer. 
     
     
         19 . The method of  claim 17 , further comprising forming a first hole injection layer on a side of the first light emitting layer proximal to the base substrate in the first light emitting area, and forming a second hole injection layer on a side of the second light emitting layer proximal to the base substrate in the second light emitting area. 
     
     
         20 . The method of  claim 17 , wherein the first light emitting layer and the second light emitting layer are formed in a single process using a same material.

Join the waitlist — get patent alerts

Track US2017110519A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.