US2017103960A1PendingUtilityA1
Semiconductor device
Est. expiryOct 9, 2035(~9.2 yrs left)· nominal 20-yr term from priority
H10W 95/00H10W 90/763H10W 90/736H10W 90/00H10W 74/127H10W 74/114H10W 74/111H10W 74/00H10W 72/07636H10W 72/07354H10W 72/07351H10W 72/07336H10W 72/01335H10W 72/01308H10W 72/952H10W 72/931H10W 72/651H10W 72/352H10W 72/347H10W 72/327H10W 72/322H10W 72/30H10W 42/121H10W 70/60H10W 72/00H10W 70/20H01L 24/30H01L 24/27H01L 2924/1033H01L 2924/10272H01L 2224/29082H01L 2224/2746H01L 2224/3003H01L 2224/29155H01L 2924/13055H01L 2924/3656H01L 2224/29144H01L 2924/15724H01L 24/29H01L 2924/1203H01L 2924/10254
46
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A semiconductor device includes: an insulating substrate; an aluminum pattern made of a pure aluminum or alloy aluminum material and formed on the insulating substrate; a plating formed on a surface of the aluminum pattern; and a semiconductor element joined to the plating, wherein a thickness of the plating is 10 μm or more.
Claims
exact text as granted — not AI-modified1 . A semiconductor device comprising:
an insulating substrate; an aluminum pattern made of a pure aluminum or alloy aluminum material and formed on the insulating substrate; a plating formed on a surface of the aluminum pattern; and a semiconductor element joined to the plating, wherein a thickness of the plating is 10 μm or more.
2 . The semiconductor device of claim 1 , further comprising a solder joining the semiconductor element to the plating,
wherein the plating includes a lower layer film and an upper layer film formed on the lower layer film, the lower layer film has higher rigidity than the upper layer film, and the upper layer film has higher wettability with respect to the solder than the lower layer film.
3 . The semiconductor device of claim 1 , wherein the plating includes first and second platings arranged side by side,
the semiconductor element includes first and second semiconductor elements joined to the first and second platings respectively, the first semiconductor element is thinner than the second semiconductor element, and the first plating is thicker than the second plating.
4 . The semiconductor device of claim 1 , wherein a thickness of the plating changes directly below the semiconductor element.
5 . The semiconductor device of claim 1 , wherein a groove is provided in a periphery of the semiconductor element or in part of the periphery on a top surface of the aluminum pattern.
6 . The semiconductor device of claim 1 , wherein the surface of the aluminum pattern is subjected to total or partial work hardening.
7 . The semiconductor device of claim 1 , wherein the semiconductor element is formed of a wide band gap semiconductor.Join the waitlist — get patent alerts
Track US2017103960A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.