US2017062390A1PendingUtilityA1

Semiconductor Device and Method of Forming Interconnect Structure and Mounting Semiconductor Die in Recessed Encapsulant

Assignee: STATS CHIPPAC PTE LTDPriority: May 14, 2010Filed: Nov 11, 2016Published: Mar 2, 2017
Est. expiryMay 14, 2030(~3.8 yrs left)· nominal 20-yr term from priority
H10P 54/00H10P 14/46H10W 90/754H10W 90/732H10W 90/724H10W 90/722H10W 90/291H10W 74/117H10W 74/10H10W 74/00H10W 72/9413H10W 72/07355H10W 72/5445H10W 72/3524H10W 72/952H10W 72/923H10W 72/884H10W 72/877H10W 72/874H10W 72/823H10W 72/354H10W 72/252H10W 72/241H10W 72/29H10W 70/60H10W 90/701H10W 74/129H10W 74/019H10W 74/016H10W 74/014H10W 72/0198H10W 72/20H10W 72/00H10W 70/635H10W 70/614H10W 70/611H10W 70/093H10W 70/68H10W 70/65H10W 70/09H10W 42/20H10W 20/063H10W 20/057H10W 20/20H10W 90/28H10W 90/00H01L 2224/05155H01L 2224/13147H01L 23/481H01L 21/565H01L 2225/06548H01L 24/17H01L 2224/05124H01L 2224/13124H01L 2224/05111H01L 24/97H01L 2224/13113H01L 2224/16227H01L 2224/13144H01L 2224/13155H01L 2224/05144H01L 2224/13139H01L 23/3114H01L 2224/73265H01L 2224/73253H01L 2225/0651H01L 25/0657H01L 2224/2919H01L 2224/13116H01L 2224/32145H01L 2225/06517H01L 2224/32502H01L 21/78H01L 25/50H01L 21/76879H01L 2224/48106H01L 2224/05139H01L 21/288H01L 2224/48091H01L 2224/48228H01L 23/49838H01L 2224/05147H01L 2224/13111H10D 64/00
57
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A semiconductor device has conductive pillars formed over a carrier. A first semiconductor die is mounted over the carrier between the conductive pillars. An encapsulant is deposited over the first semiconductor die and carrier and around the conductive pillars. A recess is formed in a first surface of the encapsulant over the first semiconductor die. The recess has sloped or stepped sides. A first interconnect structure is formed over the first surface of the encapsulant. The first interconnect structure follows a contour of the recess in the encapsulant. The carrier is removed. A second interconnect structure is formed over a second surface of the encapsulant and first semiconductor die. The first and second interconnect structures are electrically connected to the conductive pillars. A second semiconductor die is mounted in the recess. A third semiconductor die is mounted over the recess and second semiconductor die.

Claims

exact text as granted — not AI-modified
What is claimed: 
     
         1 . A semiconductor device, comprising:
 a first semiconductor die;   a first interconnect structure;   an encapsulant deposited over the first semiconductor die and first interconnect structure; and   a second interconnect structure disposed over the first semiconductor die, encapsulant, and first interconnect structure.   
     
     
         2 . The semiconductor device of  claim 1 , wherein the first interconnect structure extends through the encapsulant. 
     
     
         3 . The semiconductor device of  claim 1 , further including a second semiconductor die disposed over the first semiconductor die with the second semiconductor die electrically connected to the second interconnect structure through the first interconnect structure. 
     
     
         4 . The semiconductor device of  claim 1 , wherein the first semiconductor die includes an electrical component and a mechanical component. 
     
     
         5 . The semiconductor device of  claim 1 , wherein the first interconnect structure includes a conductive pillar or conductive via. 
     
     
         6 . The semiconductor device of  claim 1 , further including a conductive layer formed over the first interconnect structure opposite the second interconnect structure. 
     
     
         7 . A semiconductor device, comprising:
 a first semiconductor die;   a first interconnect structure; and   an encapsulant deposited over the first semiconductor die, wherein the first interconnect structure extends through the encapsulant.   
     
     
         8 . The semiconductor device of  claim 7 , further including a first conductive layer formed over the first interconnect structure. 
     
     
         9 . The semiconductor device of  claim 8 , further including a second conductive layer electrically connected to the first conductive layer through the first interconnect structure. 
     
     
         10 . The semiconductor device of  claim 7 , further including a second interconnect structure disposed over the first semiconductor die, encapsulant, and first interconnect structure. 
     
     
         11 . The semiconductor device of  claim 7 , further including a second semiconductor die disposed over the first semiconductor die and electrically connected to the first interconnect structure. 
     
     
         12 . The semiconductor device of  claim 7 , wherein the first semiconductor die includes an electrical component and a mechanical component. 
     
     
         13 . The semiconductor device of  claim 7 , wherein the first interconnect structure includes a conductive pillar or conductive via. 
     
     
         14 . A semiconductor device, comprising:
 a first semiconductor die;   a first interconnect structure disposed adjacent to the first semiconductor die;   an encapsulant deposited over the first semiconductor die; and   a second interconnect structure disposed over the first semiconductor die.   
     
     
         15 . The semiconductor device of  claim 14 , wherein the first interconnect structure extends through the encapsulant. 
     
     
         16 . The semiconductor device of  claim 14 , further including a second semiconductor die disposed over the first interconnect structure. 
     
     
         17 . The semiconductor device of  claim 14 , wherein the first semiconductor die includes an electrical component and a mechanical component. 
     
     
         18 . The semiconductor device of  claim 14 , wherein the first interconnect structure includes a conductive pillar or conductive via. 
     
     
         19 . The semiconductor device of  claim 14 , further including a conductive layer formed over the first interconnect structure. 
     
     
         20 . A semiconductor device, comprising:
 a first semiconductor die;   a first interconnect structure disposed adjacent to the first semiconductor die; and   an encapsulant deposited over the first semiconductor die.   
     
     
         21 . The semiconductor device of  claim 20 , further including a second semiconductor die disposed over the first interconnect structure. 
     
     
         22 . The semiconductor device of  claim 20 , wherein the first interconnect structure includes a conductive pillar or conductive via. 
     
     
         23 . The semiconductor device of  claim 20 , further including a conductive layer formed over the first interconnect structure. 
     
     
         24 . The semiconductor device of  claim 20 , further including a second interconnect structure formed over the first semiconductor die. 
     
     
         25 . The semiconductor device of  claim 20 , wherein the first semiconductor die includes an electrical component and a mechanical component.

Join the waitlist — get patent alerts

Track US2017062390A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.