US2017045603A1PendingUtilityA1
Synchronization of unstable signal sources for use in a phase stable instrument
Est. expiryAug 14, 2035(~9 yrs left)· nominal 20-yr term from priority
Inventors:Alexander Krauska
G01R 27/28G01R 35/005H04L 7/0331
46
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A vector network analyzer (VNA) can include a control processor, a plurality of receivers coupled with the control processor, the plurality of receivers having a common signal generator source, and a coupler/power divider network configured to distribute each of a plurality of source reference signals to a corresponding one of the plurality of receivers.
Claims
exact text as granted — not AI-modified1 . A vector network analyzer, comprising:
a control processor; a plurality of receivers coupled with the control processor, the plurality of receivers having a common signal generator source from the control processor; and a coupler/power divider network configured to distribute each of a plurality of source reference signals to a corresponding one of the plurality of receivers.
2 . The vector network analyzer of claim 1 , wherein each of the plurality of receivers has an independent local oscillator (LO).
3 . The vector network analyzer of claim 2 , wherein at least one independent LO is configured to generate multiple LO signals.
4 . The vector network analyzer of claim 1 , wherein each of the plurality of receivers is one of a group consisting of: a superheterodyne receiver, a homodyne receiver, and a direct conversion receiver.
5 . The vector network analyzer of claim 1 , wherein the common signal generator source is a direct signal source.
6 . The vector network analyzer of claim 5 , wherein the direct signal source is one of a group consisting of: a voltage controlled oscillator (VCO) and a phase-locked loop (PLL).
7 . The vector network analyzer of claim 5 , wherein the direct signal source is one of a group consisting of: a direct digital source and a direct analog source.
8 . The vector network analyzer of claim 1 , wherein the common signal generator source is an indirect signal source.
9 . The vector network analyzer of claim 8 , wherein the indirect signal source is one of a group consisting of: a single LO with a baseband signal and multiple LOs with a baseband signal.
10 . A vector network analyzer, comprising:
a control processor; a receiver coupled with the control processor; switching circuitry coupled with the receiver; a radio frequency (RF) bridge coupled with the switching circuitry; a transmission line coupled with the RF bridge, wherein the transmission line is configured to be coupled with a load; and a signal generator coupled with the RF bridge.
11 . The vector network analyzer of claim 10 , wherein the RF bridge is configured to provide a plurality of reference signals to the switching circuitry.
12 . The vector network analyzer of claim 10 , wherein the signal generator is configured to provide a source signal to the RF bridge.
13 . The vector network analyzer of claim 10 , further comprising a local oscillator (LO) coupled with the receiver.
14 . The vector network analyzer of claim 10 , further comprising a local oscillator (LO) coupled with the signal generator.
15 . The vector network analyzer of claim 14 , further comprising a switch coupled with the signal generator and configured to switch between the RF bridge and the receiver.
16 . The vector network analyzer of claim 14 , wherein the control processor is configured to phase lock the signal generator to a common reference.Join the waitlist — get patent alerts
Track US2017045603A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.