US2016379940A1PendingUtilityA1

Semiconductor device and methods of manufacturing semiconductor devices

Assignee: INTEL CORPPriority: Sep 28, 2007Filed: Sep 12, 2016Published: Dec 29, 2016
Est. expirySep 28, 2027(~1.2 yrs left)· nominal 20-yr term from priority
Inventors:Thorsten Meyer
H10W 74/00H10W 74/10H10W 72/9445H10W 72/952H10W 72/29H10W 72/922H10W 72/9413H10W 72/9415H10W 72/9223H10W 72/923H10W 70/655H10W 70/65H10W 72/0198H10W 70/09H10W 70/093H10W 72/07131H10W 90/00H10W 70/60H10W 72/247H10W 72/242H10W 72/241H10P 72/74H10W 72/987H10W 72/981H10W 72/942H10W 72/244H10W 70/66H10W 90/701H10W 76/05H10W 74/473H10W 74/129H10W 74/019H10W 74/016H10W 74/014H10W 74/01H10W 72/20H10W 70/614H10W 70/68H10W 42/121H01L 23/295H01L 2924/01024H01L 21/568H01L 2224/13026H01L 2924/01046H01L 24/02H01L 2924/01022H01L 2224/02379H01L 2224/0239H01L 2924/3512H01L 21/565H01L 2924/01028H01L 2924/01023H01L 21/54H01L 2224/02351H01L 2924/01029H01L 24/13H01L 23/3114H01L 2224/05147H01L 2224/0218H01L 2924/01074H01L 24/05H01L 2224/02175H01L 2224/05024H01L 2224/0401H01L 2924/01079H01L 23/562H01L 2224/0219
51
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

This application relates to a semiconductor device comprising a semiconductor chip, a molded body covering the semiconductor chip, wherein the molded body comprises an array of molded structure elements, and first solder elements engaged with the molded structure elements.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A method, comprising:
 providing a semiconductor chip;   applying mold material over at least a portion of the semiconductor chip to mold a molded body;   generating at least one molded structure element on the molded body; and   applying solder over the molded structure element.   
     
     
         2 . The method according to  claim 1 , wherein the molded structure element is generated during the molding of the molded body. 
     
     
         3 . The method according to  claim 1 , wherein the of molded structure element is generated after the molding of the molded body. 
     
     
         4 . The method according to  claim 1 , wherein the generating act generates a plurality of molded structure elements on the molded body, and the applying act applies solder over each of the plurality of molded structure elements. 
     
     
         5 . The method according to  claim 4 , further comprising:
 placing the semiconductor chip on a carrier, the carrier including at least one recess; and   filling the at least one recess with mold material to form the at least one molded structure element.   
     
     
         6 . The method according to  claim 4 , wherein the applying act provides a molded body having a surface coplanar with a surface of the semiconductor chip. 
     
     
         7 . The method according to  claim 6 , wherein the surface of the semiconductor includes at least one connection element. 
     
     
         8 . A method, comprising:
 providing a plurality of semiconductor chips;   applying mold material over the plurality of semiconductor chips to mold a molded workpiece;   generating an array of molded structure elements on the molded workpiece; and   applying solder elements over the molded structure elements.   
     
     
         9 . The method according to  claim 8 , wherein the array of molded structure elements is generated during the molding of the molded workpiece. 
     
     
         10 . The method according to  claim 8 , wherein the array of molded structure elements is generated after the molding of the molded workpiece. 
     
     
         11 . The method according to  claim 8 , further comprising applying a first layer over at least two of the semiconductor chips, the molded workpiece, and the molded structure elements. 
     
     
         12 . The method according to  claim 8 , wherein the array of molded structure elements is generated in a mold form. 
     
     
         13 . The method according to  claim 8 , wherein the applying act applies the mold material over three surfaces of four surfaces of each of the plurality of semiconductor chips. 
     
     
         14 . The method according to  claim 8 , wherein applying act applies the mold material over surfaces of each of the plurality of semiconductor chips, excluding surfaces of the plurality of semiconductor chips that include connection elements.

Join the waitlist — get patent alerts

Track US2016379940A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.