US2016342564A1PendingUtilityA1

One-way bus bridge

32
Individually held — no corporate assignee on recordPriority: Sep 9, 2010Filed: Jan 5, 2016Published: Nov 24, 2016
Est. expirySep 9, 2030(~4.1 yrs left)· nominal 20-yr term from priority
Inventors:Gerald R. Mcevoy
H04L 63/0209G06F 13/405G06F 13/4286G06F 13/4027H04L 63/0227G06F 13/1673
32
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A one-way bus bridge pair that transfers secure data in one direction, the bus bridge pair including a transmitting bus bridge, a receiving bus bridge, and a link. The link can connect the transmitting bus bridge and receiving bus bridge. The transmitting bus bridge may be arranged not to receive any data from the receiving bus bridge, and the receiving bus bridge may be arranged not to send any data to the transmitting bus bridge.

Claims

exact text as granted — not AI-modified
1 . A one-way bus bridge pair that transfers data securely in one direction, the bus bridge pair comprising:
 a transmitting bus bridge;   a receiving bus bridge; and   a link,   wherein the link connects the transmitting bus bridge and receiving bus bridge, and   wherein the transmitting bus bridge is arranged not to receive any data from the receiving bus bridge, and the receiving bus bridge is arranged not to send any data to the transmitting bus bridge.   
     
     
         2 . The one-way bus bridge pair of  claim 1 , wherein:
 the transmitting bus bridge includes a transmitter, wherein the transmitter is connected to a first bus via a first interface; and   the receiving bus bridge includes a receiver, wherein the receiver is connected to a second bus via a second interface.   
     
     
         3 . The one-way bus bridge pair of  claim 2 , wherein:
 the transmitter:
 receives an input data from the first bus of a first computing device; and 
 sends the input data to the receiver via the link; 
   the receiver:
 receives the input data from the link; and 
 sends the input data to the second bus of a second computing device. 
   
     
     
         4 . The one-way bus bridge pair of  claim 3 , wherein the input data comprises at least a command from a device driver. 
     
     
         5 - 12 . (canceled) 
     
     
         13 . The one-way bus bridge pair of  claim 3 , wherein the receiving bus bridge further comprises at least one buffer; wherein the buffer is used to store the input data. 
     
     
         14 . The one-way bus bridge pair of  claim 13 , wherein the buffer connects the receiver and the second interface. 
     
     
         15 . The one-way bus bridge pair of  claim 2 , wherein the transmitter is directly connected to the first interface. 
     
     
         16 . The one-way bus bridge pair of  claim 2 , wherein the first bus is directly connected to the first interface. 
     
     
         17 . The one-way bus bridge pair of  claim 2 , wherein the receiver is directly connected to the second interface. 
     
     
         18 . The one-way bus bridge pair of  claim 2 , wherein the second bus is directly connected to the second interface. 
     
     
         19 . The one-way bus bridge pair of  claim 1 , wherein the link comprises a single direction fiber optic connection. 
     
     
         20 . The one-way bus bridge pair of  claim 1 , wherein the link comprises a single direction copper cable connection. 
     
     
         21 . The one-way bus bridge pair of  claim 1 , wherein the link comprises a single direction wireless connection. 
     
     
         22 - 31 . (canceled) 
     
     
         32 . The one-way bus bridge pair of  claim 2 , wherein the transmitter includes a controlling device, wherein the controlling device controls the link. 
     
     
         33 - 44 . (canceled) 
     
     
         45 . A one-way bus bridge pair that transfers secure data in one direction, the bus bridge pair comprising:
 a transmitting bus bridge;   a receiving bus bridge; and   a first link,   wherein the first link connects the transmitting bus bridge and receiving bus bridge, and   wherein the transmitting bus bridge is arranged not to receive any data from the receiving bus bridge via the first link, and the receiving bus bridge is arranged not to send any data via the first link to the transmitting bus bridge.   
     
     
         46 . The one-way bus bridge pair of  claim 45 , wherein:
 the transmitting bus bridge includes a transmitter, wherein the transmitter is connected to a first bus via a first interface; and   the receiving bus bridge includes a receiver, wherein the receiver is connected to a second bus via a second interface.   
     
     
         47 . The one-way bus bridge pair of  claim 45 , wherein:
 the transmitter:
 receives an input data from the first bus of a first computing device; and 
 sends the input data to the receiver via the link; 
   the receiver:
 receives the input data from the link; and 
 sends the input data to the second bus of a second computing device. 
   
     
     
         48 - 57 . (canceled) 
     
     
         58 . A secure one-way bus bridge system, comprising:
 a transmitting bus bridge;   a receiving bus bridge; and   a link,   wherein the link connects the transmitting bus bridge and receiving bus bridge, and   wherein the transmitting bus bridge is arranged not to receive any data from the receiving bus bridge, and the receiving bus bridge is arranged not to send any data to the transmitting bus bridge.   
     
     
         59 . The one-way bus bridge system of  claim 58 , wherein:
 the transmitting bus bridge includes a transmitter, wherein the transmitter is connected to a first bus via a first interface; and   the receiving bus bridge includes a receiver, wherein the receiver is connected to a second bus via a second interface.   
     
     
         60 . The one-way bus bridge system of  claim 59 , wherein:
 the transmitter:
 receives an input data from the first bus of a first part of a computing device; and 
 sends the input data to the receiver via the link; 
   the receiver:
 receives the input data from the link; and 
 sends the input data to the second bus of a second part of the computing device. 
   
     
     
         61 - 64 . (canceled)

Join the waitlist — get patent alerts

Track US2016342564A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.