US2016307907A1PendingUtilityA1

CMOS Structures and Processes Based on Selective Thinning

Assignee: MIE FUJITSU SEMICONDUCTOR LTDPriority: Aug 23, 2011Filed: Jun 3, 2016Published: Oct 20, 2016
Est. expiryAug 23, 2031(~5.1 yrs left)· nominal 20-yr term from priority
H10P 14/3411H10D 84/856H10D 84/0191H10D 84/0167H10D 84/038H10D 62/116H10D 62/83H01L 27/1104H01L 27/0922H01L 21/02532H01L 21/823807H10B 10/00H10B 10/12
51
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Methods for fabricating semiconductor devices and devices therefrom are provided. A method includes providing a substrate having a semiconducting surface with first and second layers, where the semiconducting surface has a plurality of active regions comprising first and second active regions. In the first active region, the first layer is an undoped layer and the second layer is a highly doped screening layer. The method also includes removing a part of the first layer to reduce a thickness of the substantially undoped layer for at least a portion of the first active region without a corresponding thickness reduction of the first layer in the second active region. The method additionally includes forming semiconductor devices in the plurality of active regions. In the method, the part of the first layer removed is selected based on a threshold voltage adjustment required for the substrate in the portion of the first active region.

Claims

exact text as granted — not AI-modified
1 - 20 . (canceled) 
     
     
         21 . A semiconductor chip, comprising:
 a substrate having a semiconducting surface comprising a first layer formed directly on a second layer, the semiconducting surface having formed therein a plurality of active regions extending through the first layer and the second layer, the plurality of active regions comprising at least a first active region and a second active region, the first layer comprising a substantially undoped layer, and the second layer comprising a highly doped screening layer; and   first and second transistors formed in each of the first active region and the second active region, each of the transistors having a first and second gate insulators, respectively,   wherein a thickness of the first layer in the first active region is thinner than a thickness of the first layer in the second active region, and a thickness of the first gate insulator is thinner than a thickness of the second gate insulator.   
     
     
         22 . The semiconductor chip of claim  1 , wherein a thickness of the second layer in the first active region and a thickness of the second layer in the second active region are substantially the same, and wherein a position of a boundary between the first layer and the second layer for each of the first active region and the second active region is substantially the same throughout the substrate. 
     
     
         23 . The semiconductor chip of claim  1 , wherein the first layer in the first active region and the first layer in the second active region are each an undoped single epitaxial layer of a single semiconductor material.

Join the waitlist — get patent alerts

Track US2016307907A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.