US2016276253A1PendingUtilityA1

Semiconductor device and a method of manufacturing the same and a mounting structure of a semiconductor device

Assignee: RENESAS ELECTRONICS CORPPriority: Jun 30, 1999Filed: May 27, 2016Published: Sep 22, 2016
Est. expiryJun 30, 2019(expired)· nominal 20-yr term from priority
H10W 99/00H10W 90/756H10W 90/754H10W 90/736H10W 74/00H10W 72/07533H10W 72/07521H10W 72/07353H10W 72/07352H10W 72/07337H10W 72/07141H10W 72/5524H10W 72/5522H10W 72/5449H10W 72/5445H10W 72/5363H10W 72/932H10W 72/884H10W 72/536H10W 72/354H10W 72/352H10W 72/351H10W 72/332H10W 72/325H10W 72/321H10W 72/0198H10W 72/0113H10W 72/075H10W 72/073H10W 72/59H10W 72/30H10W 74/129H10W 74/111H10W 74/016H10W 72/013H10W 70/465H10W 70/424H10W 70/421H10W 70/417H10W 70/048H10W 70/041H10W 74/127H10W 72/952H10W 72/0711H10W 70/411H10W 72/00H01L 23/49548H01L 23/49513H01L 21/4842H01L 21/565H01L 23/3114H01L 23/4952H01L 21/4825
58
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

The semiconductor device includes a tab including a chip supporting surface, and a back surface opposite to the chip supporting surface; a plurality of suspension leads supporting the tab; a plurality of leads arranged between the suspension leads; a semiconductor chip mounted on the chip supporting surface of the tab, the semiconductor chip including a main surface, a plurality of pads formed on the main surface, and a rear surface opposite to the main surface; a seal portion sealing the semiconductor chip such that a part of each of the leads is exposed from the seal portion; and a Pb-free solder formed on the part of each of the leads. A part of the rear surface of the semiconductor chip is contacted with the seal portion.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A semiconductor device comprising a tub supported by a plurality of suspension leads, a plurality of leads disposed to surround periphery of said tub, a semiconductor chip mounted on one principal surface of said tub and electrically connected to one principal surface of said plurality of leads and a sealing resin for sealing said plurality of leads and said semiconductor chip plus said tub, characterized in that a remaining principal surface opposite to said one principal surface of said plurality of leads is exposed from said sealing resin and that said tub

Join the waitlist — get patent alerts

Track US2016276253A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.