US2016218730A1PendingUtilityA1

Built in self-test

Assignee: ATEEDA LTDPriority: Sep 9, 2013Filed: Apr 1, 2016Published: Jul 28, 2016
Est. expirySep 9, 2033(~7.1 yrs left)· nominal 20-yr term from priority
H03M 1/1085H03M 1/08H03M 1/66H03K 5/2472
45
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method for testing a DAC comprising controlling the DAC digitally to cause it to produce a known desired analogue output, for example a fixed amplitude sine wave; determining the duration of fixed voltage segments of the actual output of the DAC and using the duration of the fixed voltage segments to assess or determine performance of the DAC.

Claims

exact text as granted — not AI-modified
1 . An active flicker noise cancellation method for correcting flicker in an analog output of a DAC, the method comprising measuring variations in a point in a repeating signal (a cyclo-stationary point) and applying a correction to an input code of the DAC to cause correction of the output. 
     
     
         2 . The method as claimed in  claim 1 , wherein the step of measuring the variations in the cyclo-stationary point comprises using a chopper stabilized comparator circuit. 
     
     
         3 . An active flicker noise cancellation technique for correcting flicker in an analog output, the method comprising measures variations via sampling in a cyclo-stationary point to generate, and applying an opposing correction signal to the analog output. 
     
     
         4 . The method of  claim 3 , wherein said sampling comprises capacitive sampling.

Join the waitlist — get patent alerts

Track US2016218730A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.