US2016181147A1PendingUtilityA1

Semiconductor device and method of manufacturing the same

Assignee: RENESAS ELECTRONICS CORPPriority: Dec 5, 2011Filed: Feb 26, 2016Published: Jun 23, 2016
Est. expiryDec 5, 2031(~5.4 yrs left)· nominal 20-yr term from priority
H10P 95/062H10P 50/642H10P 50/283H10P 14/69433H10P 14/69215H10W 10/0143H10W 10/181H10W 10/061H10W 10/17H10W 10/014H10P 90/1906H10D 87/00H10D 86/201H10D 84/0188H10D 84/0167H10D 84/038H10D 62/115H01L 21/0217H01L 21/76283H01L 21/30604H01L 21/31111H01L 21/31053H01L 21/02164
48
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A first MISFET which is a semiconductor element is formed on an SOI substrate. The SOI substrate includes a supporting substrate which is a base, BOX layer which is an insulating layer formed on a main surface (surface) of the supporting substrate, that is, a buried oxide film; and an SOI layer which is a semiconductor layer formed on the BOX layer. The first MISFET as a semiconductor element is formed to the SOI layer. In an isolation region, an isolation groove is formed penetrating though the SOI layer and the BOX layer so that a bottom surface of the groove is positioned in the middle of a thickness of the supporting substrate. An isolation film is buried in the isolation groove being formed. Then, an oxidation resistant film is interposed between the BOX layer and the isolation film.

Claims

exact text as granted — not AI-modified
1 - 10 . (canceled) 
     
     
         11 . A method of manufacturing a semiconductor device comprising the steps of:
 (a) preparing a semiconductor substrate including a base, an insulating layer on the base, and a semiconductor layer on the insulating layer;   (b) forming a groove by etching the semiconductor layer, the insulating layer, and the base in an isolation region;   (c) forming a concave portion to a side surface of the groove by etching a portion of the insulating layer exposed to the side surface of the groove;   (d) forming an oxidation resistant film so as to fill the concave portion and also cover the side surface of the groove;   (e) etching the oxidation resistant film so as to leave the oxidation resistant film in the concave portion; and   (f) forming an isolation film so as to fill the groove.   
     
     
         12 . The method of manufacturing a semiconductor device according to  claim 11 ,
 wherein the insulating layer and the isolation film each include a silicon oxide film.   
     
     
         13 . The semiconductor device according to  claim 12 ,
 wherein the oxidation resistant film includes a silicon nitride film.   
     
     
         14 . The method of manufacturing a semiconductor device according to  claim 11 , further comprising the step of
 (g) polishing the isolation film being formed.

Join the waitlist — get patent alerts

Track US2016181147A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.