US2016172275A1PendingUtilityA1

Package for a surface-mount semiconductor device and manufacturing method thereof

Assignee: ST MICROELECTRONICS SRLPriority: Dec 10, 2014Filed: Aug 31, 2015Published: Jun 16, 2016
Est. expiryDec 10, 2034(~8.4 yrs left)· nominal 20-yr term from priority
Inventors:Fabio Marchisi
H10W 74/00H10W 72/0198H10W 72/075H10W 72/073H10W 72/884H10W 90/756H10W 72/5363H10W 72/536H10P 95/00H10P 14/47H10W 90/736H10W 76/17H10W 74/114H10W 72/5445H10W 90/811H10W 90/00H10W 74/129H10W 74/121H10W 74/016H10W 74/014H10W 70/465H10W 70/457H10W 70/424H10W 70/421H10W 70/048H10W 70/041H10W 70/411H01L 21/4825H01L 23/49503H01L 23/49541H01L 23/4952H01L 21/565H01L 23/3114H01L 21/4842
39
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A surface-mount electronic device includes a body of semiconductor material, a lead frame, which forms a plurality of contact terminals, and a package dielectric region, which overlies the semiconductor body. Each contact terminal includes an inner portion that is overlaid by the package dielectric region and an outer portion, which projects laterally beyond the package dielectric region and is delimited by a first lateral surface. The device further includes, for each contact terminal, an anti-oxidation layer, which is disposed on the corresponding first lateral surface.

Claims

exact text as granted — not AI-modified
1 . A surface-mount electronic device, comprising:
 a body of semiconductor material;   a lead frame forming a plurality of contact terminals; and   a package dielectric region overlying the body of semiconductor material; and   wherein each contact terminal comprises an inner portion overlaid by the package dielectric region and an outer portion projecting laterally beyond the package dielectric region and delimited by a first lateral surface; and   an anti-oxidation layer disposed on the first lateral surface.   
     
     
         2 . The surface-mount electronic device according to  claim 1 , wherein the package dielectric region forms an edge, at least part of said plurality of contact terminals extending along said edge. 
     
     
         3 . The surface-mount electronic device according to  claim 1 , wherein said each contact terminal is delimited by a bottom surface configured to be soldered to a printed-circuit board. 
     
     
         4 . The surface-mount electronic device according to  claim 1 , wherein said surface-mount electronic device is a quad-flat no-leads electronic device. 
     
     
         5 . The surface-mount electronic device according to  claim 1 , wherein said inner portion forms a second lateral surface, and wherein said outer portion is delimited at a top by a transverse surface, the transverse surface being connected to and transverse to the first and second lateral surfaces. 
     
     
         6 . The surface-mount electronic device according to  claim 5 , wherein the transverse surface is substantially perpendicular to the first lateral surface and the second lateral surface is inclined with respect to the first lateral surface at an angle between 8° and 12°. 
     
     
         7 - 20 . (canceled) 
     
     
         21 . A surface-mount electronic device, comprising:
 a body of semiconductor material;   a lead frame forming a plurality of contact terminals; and   a package dielectric region overlying the body of semiconductor material; and   wherein each contact terminal comprises an inner portion overlaid by the package dielectric region and an outer portion projecting laterally beyond the package dielectric region and delimited by a first lateral surface; and   wherein said inner portion forms a second lateral surface, and wherein said outer portion is delimited at a top by a transverse surface, the transverse surface being connected to and transverse to the first and second lateral surfaces.   
     
     
         22 . The surface-mount electronic device according to  claim 21 , wherein the package dielectric region forms an edge, at least part of said plurality of contact terminals extending along said edge. 
     
     
         23 . The surface-mount electronic device according to  claim 21 , wherein said each contact terminal is delimited by a bottom surface configured to be soldered to a printed-circuit board. 
     
     
         24 . The surface-mount electronic device according to  claim 23 , further comprising an anti-oxidation layer disposed on the first lateral surface. 
     
     
         25 . The surface-mount electronic device according to  claim 21 , wherein said surface-mount electronic device is a quad-flat no-leads electronic device. 
     
     
         26 . The surface-mount electronic device according to  claim 21 , wherein the transverse surface is substantially perpendicular to the first lateral surface. 
     
     
         27 . The surface-mount electronic device according to  claim 26 , wherein the second lateral surface is inclined with respect to the first lateral surface at an angle between 8° and 12°.

Join the waitlist — get patent alerts

Track US2016172275A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.