US2016155728A1PendingUtilityA1

Stacked packaging using reconstituted wafers

Assignee: BROADCOM CORPPriority: Dec 14, 2011Filed: Feb 8, 2016Published: Jun 2, 2016
Est. expiryDec 14, 2031(~5.4 yrs left)· nominal 20-yr term from priority
H10P 54/00H10W 99/00H10W 90/724H10W 90/722H10W 90/22H10W 90/20H10W 74/00H10W 72/9415H10W 72/9413H10W 72/922H10W 72/823H10W 72/354H10W 72/252H10W 72/241H10W 72/0198H10W 72/073H10W 72/072H10W 72/30H10W 72/29H10W 72/01H10W 70/099H10W 70/093H10W 70/60H10W 95/00H10W 70/09H10W 20/20H10W 90/00H01L 2225/1041H01L 25/50H01L 25/105H01L 21/78
51
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

An exemplary implementation of the present disclosure includes a stacked package having a top die from a top reconstituted wafer situated over a bottom die from a bottom reconstituted wafer. The top die and the bottom die are insulated from one another by an insulation arrangement. The top die and the bottom die are also interconnected through the insulation arrangement. The insulation arrangement can include a top molding compound that flanks the top die and a bottom molding compound that flanks the bottom die. The top die and the bottom die can be interconnected through at least the, top molding compound. Furthermore, the top die and the bottom die can be interconnected through a conductive via that extends within the insulation arrangement.

Claims

exact text as granted — not AI-modified
1 . A stacked package comprising:
 a top die from a top reconstituted wafer situated over a bottom die from a bottom reconstituted wafer;   said top die and said bottom die being insulated from one another by an insulation arrangement;   said top die and said bottom die being interconnected through said insulation arrangement.   
     
     
         2 . The stacked package of  claim 1 , wherein said top die and said bottom die are interconnected through a conductive via. 
     
     
         3 . The stacked package of  claim 2 , wherein said conductive via extends within said insulation arrangement. 
     
     
         4 . The stacked package of  claim 1 , wherein said top die has a top redistribution layer, and said bottom die has a bottom redistribution layer that is connected to said top redistribution layer. 
     
     
         5 . The method of  claim 1  wherein said insulation arrangement comprises a top molding compound that flanks said top die and a bottom molding compound that flanks said bottom die. 
     
     
         6 . The method of  claim 5 , wherein said top molding compound is situated over said bottom molding compound. 
     
     
         7 . The method of  claim 1 , wherein said insulation arrangement comprises a top molding compound that flanks said to die, said top die and said bottom die being interconnected through at least said top molding compound. 
     
     
         8 . A method for manufacturing a stacked package, said method comprising:
 stacking a top reconstituted wafer having a top die over a bottom reconstituted wafer having a bottom die to form a reconstituted wafer stack;   interconnecting said top die of said top reconstituted wafer and said bottom die of said bottom reconstituted wafer through an insulation arrangement;   singulating said reconstituted wafer stack to form said stacked package.   
     
     
         9 . The method of  claim 8 , wherein said interconnecting comprises forming a conductive via through said insulation arrangement. 
     
     
         10 . The method of  claim 8 , wherein said insulation arrangement comprises a top molding compound that flanks said top die of said top reconstituted wafer and a bottom molding compound that flanks said bottom die of said bottom reconstituted wafer. 
     
     
         11 . The method of  claim 10 , wherein said top molding compound is situated over said bottom molding compound. 
     
     
         12 . The method of  claim 8 , further comprising forming a package terminal for connection to said top die of said top reconstituted wafer and said bottom die of said bottom reconstituted wafer prior to said singulating. 
     
     
         13 . The method of  claim 8 , wherein said stacking comprises adhering said top reconstituted wafer to said bottom reconstituted wafer using a passivation layer. 
     
     
         14 . A method for manufacturing a stacked package, said method comprising:
 stacking a top reconstituted wafer having a top die over a bottom reconstituted wafer having a bottom die to form a reconstituted wafer stack, said top die having a top redistribution layer, and said bottom die having a bottom redistribution layer;   interconnecting said top die of said top reconstituted wafer and said bottom die of said bottom reconstituted wafer by connecting said top redistribution layer to said bottom redistribution layer;   singulating said reconstituted wafer stack to form said stacked package.   
     
     
         15 . The method of  claim 14 , wherein said interconnecting comprises forming a conductive via through said top redistribution layer. 
     
     
         16 . The method of  claim 14 , wherein said interconnecting comprises forming a conductive via through said bottom redistribution layer. 
     
     
         17 . The method of  claim 14 , wherein said interconnecting is through an insulation arrangement. 
     
     
         18 . The method of  claim 14 , further comprising forming a package terminal for connection to said top die and said bottom die prior to said singulating. 
     
     
         19 . The method of  claim 14 , wherein said stacking comprises adhering said top reconstituted wafer to said bottom reconstituted wafer using a passivation layer. 
     
     
         20 . The method of  claim 19 , wherein said passivation layer is a bottom redistribution layer passivation.

Join the waitlist — get patent alerts

Track US2016155728A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.