US2016133792A1PendingUtilityA1
Semiconductor substrate and method of fabricating the same
Est. expiryApr 28, 2031(~4.8 yrs left)· nominal 20-yr term from priority
Inventors:Shiro Sakai
H10P 14/3416H10P 14/3216H10P 14/2925H10P 14/2921H10P 14/276H10P 14/271H10P 14/38H10P 14/36H10D 62/125H10H 20/018H10H 20/01335H10H 20/819H10H 20/82H10H 20/825H01L 33/20H01L 33/32
48
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
A semiconductor substrate includes a substrate including a plurality of semispherical protrusions disposed at an interval on a first plane of the substrate, and a first semiconductor layer disposed on the first plane of the substrate.
Claims
exact text as granted — not AI-modifiedWhat is claimed is:
1 . A semiconductor substrate, comprising:
a substrate comprising a plurality of semispherical protrusions disposed at an interval on a first plane of the substrate; and a first semiconductor layer disposed on the first plane of the substrate.
2 . The semiconductor substrate of claim 1 , wherein the ratio of the total surface area of the plurality of semispherical protrusions to the surface area of the first plane is at least one.
3 . The semiconductor substrate of claim 2 , wherein the semispherical protrusions have a bottom surface width of 5 μm or less.
4 . The semiconductor substrate of claim 1 , wherein the substrate comprises sapphire and the first semiconductor layer comprises gallium nitride.
5 . The semiconductor substrate of claim 4 , further comprising:
a second semiconductor layer disposed on a first surface of the first semiconductor layer opposite to the first plane of the substrate; and cavities disposed in portions of the first semiconductor layer and the second semiconductor layer.
6 . The semiconductor substrate of claim 5 , wherein the cavities comprise a width equal to the interval between semispherical protrusions, respectively, and the cavities are disposed on the first surface of the first semiconductor layer and between the semispherical protrusions.
7 . The semiconductor substrate of claim 5 , wherein the cavities comprise a plurality of rectangles each comprising a long side disposed in a first direction, and the cavities are spaced apart from each other in a second direction orthogonal to the first direction.
8 . The semiconductor substrate of claim 7 , wherein the first direction is a {1-100} direction of the first semiconductor layer or an equivalent direction to the {1-100} direction.
9 . A semiconductor substrate, comprising:
a substrate comprising a plurality of curved concavities disposed at an interval on a first plane of the substrate; and a first semiconductor layer disposed on the first plane of the substrate.
10 . The semiconductor substrate of claim 9 , wherein the curved concavities have a bottom surface width of 5 μm or less.
11 . The semiconductor substrate of claim 9 , wherein the substrate comprises sapphire and the first semiconductor layer comprises gallium nitride.
12 . A semiconductor device, comprising:
the first semiconductor layer lifted-off from the semiconductor substrate of claim 1 ; a first compound semiconductor layer disposed on the first semiconductor layer; an active layer disposed on the first compound semiconductor layer; and a second compound semiconductor layer disposed on the active layer.
13 . A semiconductor device, comprising:
the second semiconductor layer lifted-off from the semiconductor substrate of claim 5 ; a first compound semiconductor layer disposed on the second semiconductor layer; an active layer disposed on the first compound semiconductor layer; and a second compound semiconductor layer disposed on the active layer.Join the waitlist — get patent alerts
Track US2016133792A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.