US2016043056A1PendingUtilityA1

Die assembly on thin dielectric sheet

Assignee: INTEL CORPPriority: Sep 30, 2013Filed: Oct 19, 2015Published: Feb 11, 2016
Est. expirySep 30, 2033(~7.2 yrs left)· nominal 20-yr term from priority
H10W 90/734H10W 90/724H10W 90/10H10W 74/019H10W 74/15H10W 74/014H10W 74/00H10W 72/9413H10W 72/241H10W 70/60H10W 99/00H10W 74/114H10W 72/0198H10W 70/692H10W 70/635H10W 70/614H10W 70/611H10W 70/65H10W 70/09H10W 90/00H01L 25/0655H01L 23/3121H01L 23/5384H01L 23/15H01L 23/5386
46
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A die assembly formed on a thin dielectric sheet is described. In one example, a first and a second die have interconnect areas. A dielectric sheet is over the interconnect areas of the first and the second die. Conductive vias in the dielectric sheet connect with pads of the interconnect areas. A build-up layer over the dielectric sheet includes routing to connect pads of the first die interconnect area to pads of the second die interconnect area through the conductive vias. The dies are mounted to a package substrate through the build-up layers, and a package cover is over the dies, the dielectric sheet, and the build-up layer.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . An apparatus comprising:
 a first and a second die, each having interconnect areas;   a dielectric sheet over the interconnect areas of the first and the second die;   conductive vias in the dielectric sheet to connect with pads of the interconnect areas;   a build-up layer over the dielectric sheet including routing to connect pads of the first die interconnect area to pads of the second die interconnect area through the conductive vias;   a package substrate, wherein the dies are mounted to the package substrate through the build-up layers; and   a package cover over the dies, the dielectric sheet, and the build-up layer.   
     
     
         2 . The apparatus of  claim 1 , wherein the conductive vias are copper filled. 
     
     
         3 . The apparatus of  claim 1 , wherein the package cover is a molding compound. 
     
     
         4 . The apparatus of  claim 1 , wherein the package substrate is coupled to the build-up layer and to the package cover. 
     
     
         5 . The apparatus of  claim 4 , further comprising underfill between the build-up layer and the package substrate. 
     
     
         6 . The apparatus of  claim 1 , wherein the dielectric sheet has a polished surface facing the dies and is stable to 600° C. 
     
     
         7 . The apparatus of  claim 1 , wherein the dielectric sheet is a glass sheet attached to the first and the second die with an adhesive. 
     
     
         8 . The apparatus of  claim 1 , wherein the dielectric sheet is attached to the first and the second die with a directly bonded oxide. 
     
     
         9 . The apparatus of  claim 1 , wherein the interconnect areas are on the front sides of the dies, wherein the dielectric sheet is over the front sides of the dies, and wherein the front sides of the dies are facing the package substrate. 
     
     
         10 . The apparatus of  claim 1 , wherein the first and second die are connected together in part through the build-up layer without connecting through the package substrate. 
     
     
         11 . A computer system comprising:
 a display;   a user interface; and   a processor package having:   a first and a second die, each having interconnect areas;   a dielectric sheet over the interconnect areas of the first and the second die;   conductive vias in the dielectric sheet to connect with pads of the interconnect areas;   a build-up layer over the dielectric sheet including routing to connect pads of the first die interconnect area to pads of the second die interconnect area through the conductive vias;   a package substrate, wherein the dies are mounted to the package substrate through the build-up layers; and   a package cover over the dies, the dielectric sheet, and the build-up layer.   
     
     
         12 . The computer system of  claim 11 , wherein the dielectric sheet is made from glass. 
     
     
         13 . The computer system of  claim 12 , wherein the conductive vias are laser drilled holes filled with copper. 
     
     
         14 . The apparatus of  claim 11 , wherein the package cover is a molding compound. 
     
     
         15 . The apparatus of  claim 14 , wherein the package substrate is coupled to the build-up layer and to the package cover. 
     
     
         17 . The apparatus of  claim 11 , wherein the dielectric sheet is a glass sheet with a polished surface facing the dies and is stable to 600° C. 
     
     
         18 . The apparatus of  claim 17 , wherein the glass sheet is attached to the first and the second die with an adhesive. 
     
     
         19 . The apparatus of  claim 11 , wherein the interconnect areas are on the front sides of the dies, wherein the dielectric sheet is over the front sides of the dies, and wherein the front sides of the dies are facing the package substrate. 
     
     
         20 . The apparatus of  claim 11 , wherein the first and second die are connected together in part through the build-up layer without connecting through the package substrate.

Join the waitlist — get patent alerts

Track US2016043056A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.