US2016043006A1PendingUtilityA1

Method for manufacturing a semiconductor device

Assignee: RENESAS ELECTRONICS CORPPriority: Dec 27, 2012Filed: Oct 14, 2015Published: Feb 11, 2016
Est. expiryDec 27, 2032(~6.4 yrs left)· nominal 20-yr term from priority
H10W 20/425H10D 86/441H10D 86/423H10D 86/60H10D 84/0186H10D 84/0167H10D 30/6755H10D 84/0172H10D 84/038H01L 21/823828H01L 23/53223H01L 21/823871H01L 21/823807H01L 29/7869
46
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

The present invention makes it possible to increase the selectivity of a gate insulation film in an active element formed in a wiring layer. A semiconductor device according to the present invention has a bottom gate type transistor using an antireflection film formed over an Al wire in a wiring layer as a gate wire.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A method for manufacturing a semiconductor device including the steps of:
 forming an underlying logic element over a substrate;   forming an aluminum wire in a wiring layer over the underlying logic element;   forming an antireflection film over the aluminum wire;   forming a gate insulation film and an oxide semiconductor layer in sequence from the lower layer over the antireflection film, and   forming a source contact and a drain contact coupled to the oxide semiconductor layer.   
     
     
         2 . A method for manufacturing a semiconductor device according to  claim 1 ,
 wherein the step of forming an aluminum wire includes a step of forming a first aluminum wire and a second aluminum wire in an identical process;   the step of forming an antireflection film includes a step of forming a first antireflection film over the first aluminum wire and a second antireflection film over the second aluminum wire in an identical process;   the step of forming a gate insulation film and an oxide semiconductor layer includes steps of forming a first gate insulation film, a first oxide semiconductor layer, and a first hard mask in sequence from the lower layer over the first antireflection film, forming an insulation film for a second gate insulation film, an oxide semiconductor layer for a second oxide semiconductor layer, and a second hard mask in sequence from the lower layer over the first hard mask and the second antireflection film, and forming the second gate insulation film and the second oxide semiconductor layer over the second antireflection film by etching;   the step of forming a source contact and a drain contact includes a step of forming a first source contact and a first drain contact coupled to the first oxide semiconductor layer and a second source contact and a second drain contact coupled to the second oxide semiconductor layer in an identical process, and   the conductivity type of the first oxide semiconductor layer is different from the conductivity type of the second oxide semiconductor layer.   
     
     
         3 . A method for manufacturing a semiconductor device according to  claim 2 ,
 wherein the first aluminum wire is coupled to the second aluminum wire, and   the first drain contact is coupled to the second drain contact through a wire.

Join the waitlist — get patent alerts

Track US2016043006A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.