US2016019113A1PendingUtilityA1

Memory system

Assignee: TOSHIBA KKPriority: Mar 1, 2008Filed: Sep 28, 2015Published: Jan 21, 2016
Est. expiryMar 1, 2028(~1.6 yrs left)· nominal 20-yr term from priority
G11C 2029/0411G11C 16/06G06F 11/1072G06F 3/0679G06F 3/0619G11C 29/52G11C 29/78G06F 11/1068G06F 3/064
46
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A memory system includes a controlling unit that configured to control data transfer between the first and the second memory. The controlling unit executes copy processing for, after reading out data stored in a first page of the second memory to the first memory, writing the data in a second page of the second memory, determines, when executing the copy processing, whether the error correction processing for the data read out from the first page is successful, stores, when the error correction processing is successful, corrected data in the first memory and writes the corrected data in the second page, and reads out, when the error correction processing is unsuccessful, the data from the first page to the first memory and writes the data not subjected to the error correction processing in the second page.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A memory system comprising:
 a first memory;   a second memory including a plurality of pages, each of the plurality of pages being a unit of data reading or data programming;   a error correcting unit configured to execute error correction processing for correcting data read out from the second memory; and   a controlling unit configured to control data transfer between the first memory and the second memory, wherein the controlling unit   executes copy processing for, after reading out data stored in a first page of the second memory to the first memory, writing the data in a second page of the second memory,   determines, when executing the copy processing, whether the error correction processing for the data read out from the first page is successful,   stores, when the error correction processing is successful, corrected data in the first memory and writes the corrected data in the second page, and   reads out, when the error correction processing is unsuccessful, the data from the first page to the first memory and writes the data not subjected to the error correction processing in the second page.

Join the waitlist — get patent alerts

Track US2016019113A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.