US2016006542A1PendingUtilityA1
Semiconductor device and data transmission method
Est. expiryApr 26, 2032(~5.8 yrs left)· nominal 20-yr term from priority
Inventors:Shunichi Kaeriyama
H10W 90/753H04L 1/0023H04L 1/0041H04L 25/02
49
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
In a semiconductor device, a transmitting circuit generates a delayed data signal and a first delayed retransmission request signal by delaying a data signal and a first retransmission request signal, respectively, and outputs a pulse signal at an edge of the delayed data signal and the first delayed retransmission request signal and prohibits output of the pulse signal at an edge of the first delayed retransmission request signal during a specified period across an edge of the delayed data signal.
Claims
exact text as granted — not AI-modifiedWhat is claimed is:
1 . A semiconductor device comprising:
a transmitting circuit that operates in a first power supply system and outputs a pulse signal based on a first input data signal and a second input data signal; a receiving circuit that operates in a second power supply system different from the first power supply system and restores a delayed first input data signal based on the pulse signal; and an insulation coupler that couples the transmitting circuit and the receiving circuit by a magnetic field or an electric field, wherein the transmitting circuit generates the delayed first input data signal and a delayed second input data signal by delaying the first input data signal and the second input data signal, respectively, and outputs the pulse signal at an edge of the delayed first input data signal and at an edge of the delayed second input data signal and prohibits output of the pulse signal at the edge of the delayed second input data signal a first specified period from a first time before the edge of the delayed first input data signal to a second time after the edge of the delayed first input data signal and wherein the first input data signal has a higher priority than the second input data signal.
2 . The semiconductor device according to claim 1 , wherein the transmitting circuit includes a first logic circuit that generates a period signal for prohibiting output of the pulse signal during the first specified period across the edge of the delayed first input data signal.
3 . The semiconductor device according to claim 2 , wherein the first input data signal and a signal generated by further delaying the delayed first input data signal are input to the first logic circuit.
4 . The semiconductor device according to claim 1 , further comprising:
a microcomputer that outputs the first input data signal to the transmitting circuit; and a driving circuit that receives input of a data signal restored by the receiving circuit.
5 . The semiconductor device according to claim 4 , further comprising:
a power transistor that is driven by the driving circuit; and a motor where current is controlled by ON and OFF of the power transistor.
6 . The semiconductor device according to claim 1 , wherein the insulation coupler includes a coil.
7 . A data transmission method comprising:
generating a delayed first input data signal and a delayed second input data signal by delaying a first input data signal and a second input data signal, respectively; and outputting a pulse signal at an edge of the delayed first input data signal and at an edge of the delayed second input data signal, and prohibiting output of the pulse signal at the edge of the delayed second input data signal during a specified period from a first time before the edge of the delayed first input data signal to a second time after the edge of the delayed first input data signal, wherein the first input data signal has a higher priority than the second input data signal.Join the waitlist — get patent alerts
Track US2016006542A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.