US2015357231A1PendingUtilityA1

Method of Manufacturing Semiconductor Device

Assignee: RENESAS ELECTRONICS CORPPriority: Jul 5, 2011Filed: Aug 19, 2015Published: Dec 10, 2015
Est. expiryJul 5, 2031(~4.9 yrs left)· nominal 20-yr term from priority
H10P 14/6322H10P 95/064H10P 72/0424H10P 50/283H10P 50/242H10P 30/204H10P 30/21H10P 14/69433H10P 14/69215H10P 14/6336H10P 14/6334H10P 14/6309H10W 10/17H10W 10/014H10D 84/0144H10D 84/038H10D 30/027H01L 21/02255H01L 21/02274H01L 21/31116H01L 21/02238H01L 21/0217H01L 29/66568H01L 21/02164H01L 21/31111H01L 21/02271H01L 21/26513H01L 21/3065H01L 21/31055H01L 21/76224H10P 30/28
47
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

To provide a semiconductor device having improved reliability at an improved production yield. After forming an insulating film on the main surface of a semiconductor substrate as an oxide film, form a silicon nitride film on the insulating film. Then, form an element isolating trench by plasma dry etching, form an insulating film made of silicon oxide so as to fill the trench by using HDP-CVD, and remove the insulating film outside the trench by CMP, while leaving the insulating film in the trench. Then, remove the silicon nitride film, followed by removal of the insulating film by wet etching to expose the semiconductor substrate. At this time the insulating film is wet etched while applying light of 140 lux or greater to the main surface of the semiconductor substrate.

Claims

exact text as granted — not AI-modified
1 - 17 . (canceled) 
     
     
         18 . A method of manufacturing a semiconductor device, comprising the steps of:
 (a) preparing a semiconductor substrate;   (b) forming a first insulating film, including a first silicon oxide film and a first silicon nitride film, over the main surface of the semiconductor substrate;   (c) forming an element isolating trench in the first insulating film and the semiconductor substrate by plasma dry etching of the first insulating film and the semiconductor substrate;   (d) forming a second insulating film, including a second silicon oxide film, over the main surface of the semiconductor substrate so as to fill the trench;   (e) removing the second insulating film outside the trench by Chemical Mechanical Polishing (CMP) while keeping the second insulating film in the trench;   (f) after the step (e), removing the first insulating film by wet etching to expose the semiconductor substrate, the first insulating film being wet etched while applying light of 140 lux or greater to the first insulating film;   (g) after the step (f), implanting a dopant into the semiconductor substrate to form a well; and   (h) after the step (g), forming a gate insulating film of a Metal Insulator Semiconductor Field Effect Transistor (MISFET) over the well.   
     
     
         19 . The method according to  claim 18 , wherein in the step (f), the first insulating film is wet etched by supplying an etching solution to the rotating semiconductor substrate. 
     
     
         20 . The method according to  claim 18 , wherein in the step (b), the first silicon oxide film is formed by a thermal oxidation. 
     
     
         21 . The method according to  claim 20 , wherein in the step (b), the first silicon nitride film is formed by a CVD method. 
     
     
         22 . The method according to  claim 18 , wherein in the step (d), the second insulating film is formed by a high-density plasma CVD method. 
     
     
         23 . The method according to  claim 22 , wherein the second insulating film is a silicon oxide film. 
     
     
         24 . The method according to  claim 18 , wherein, after the step (h), when the gate insulating film is wet etched with a resist layer lying thereon, the main surface of the resist layer is prevented from irradiation of light having 100 lux or greater thereto.

Join the waitlist — get patent alerts

Track US2015357231A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.