US2015349134A1PendingUtilityA1

Semiconductor device

Assignee: RENESAS ELECTRONICS CORPPriority: Feb 2, 2012Filed: Aug 10, 2015Published: Dec 3, 2015
Est. expiryFeb 2, 2032(~5.5 yrs left)· nominal 20-yr term from priority
H10W 20/4421H10D 84/83H10D 88/00H10D 86/441H10D 86/411H10D 86/60H10D 84/85H10D 62/86H10D 62/80H10D 30/693H10D 30/689H10D 30/6755H01L 27/124H01L 29/7869H01L 29/22H01L 23/53228H01L 27/092H01L 29/24H10B 43/30H10B 43/35H10B 63/30H10B 41/35H10B 10/12H10B 10/125H10B 41/27H10B 12/33H10B 43/27H10B 43/40H10B 41/30H10B 10/18H10B 12/05H10B 41/40H10B 12/09H10B 12/50
46
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

There is provided a readily manufacturable semiconductor device including two transistors having mutually different characteristics. The semiconductor device includes a substrate, a multilayer wiring layer disposed over the substrate, a first transistor disposed in the multilayer wiring layer, and a second transistor disposed in a layer different from a layer including the first transistor disposed therein of the multilayer wiring layer, and having different characteristics from those of the first transistor. This can provide a readily manufacturable semiconductor device including two transistors having mutually different characteristics.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A semiconductor device including a first transistor and a second transistor, comprising:
 a first wiring formed over a semiconductor substrate;   a first gate electrode of the first transistor formed over the first wiring;   a first gate insulating film of the first transistor formed over a side surface of the first gate electrode;   a first semiconductor layer of the first transistor formed over a side surface of the first gate electrode through the first gate insulating film and electrically connected to the first wiring;   a second wiring formed over the first semiconductor layer and electrically connected to the first semiconductor layer;   a third wiring formed over the first gate electrode, electrically connected to the first gate electrode and formed at the same wiring layer as the second wiring;   a second gate electrode of the second transistor formed over the third wiring and electrically connected to the third wiring;   a second gate insulating film of the second transistor formed over a side surface of the second gate electrode;   a second semiconductor layer of the second transistor formed over a side surface of the second gate electrode through the second gate insulating film and electrically connected to the second wiring; and   a fourth wiring formed over the second semiconductor layer and electrically connected to the second semiconductor layer.   
     
     
         2 . A semiconductor device according to the  claim 1 ,
 wherein the first transistor is a p-type transistor, and   wherein the second transistor is an n-type transistor.   
     
     
         3 . A semiconductor device according to the  claim 2 ,
 wherein the first and second transistors constitute an inverter.   
     
     
         4 . A semiconductor device according to the  claim 1 ,
 wherein each of the first, second, third and fourth wirings includes a Cu film.   
     
     
         5 . A semiconductor device according to the  claim 1 ,
 wherein each of the first and second semiconductor layers is formed of an oxide semiconductor.   
     
     
         6 . A semiconductor device according to the  claim 5 ,
 wherein the oxide semiconductor is InGaZnO, InZnO, ZnO, ZnAlO, ZnCuO, NiO, SnO, SnO 2 , CuO, Cu 2 O, Ta 2 O 5 , or TiO 2 , or those obtained by adding impurities such as nitrogen thereto.

Join the waitlist — get patent alerts

Track US2015349134A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.