US2015333142A1PendingUtilityA1

Semiconductor device having metal gate and manufacturing method thereof

Assignee: UNITED MICROELECTRONICS CORPPriority: Mar 5, 2013Filed: Jul 29, 2015Published: Nov 19, 2015
Est. expiryMar 5, 2033(~6.6 yrs left)· nominal 20-yr term from priority
H10P 95/04H10D 64/01318H10D 64/0134H10D 84/856H10D 84/0177H10D 84/038H10D 64/693H10D 64/691H10D 64/667H10D 64/518H10D 64/514H10D 64/68H10D 30/601H10D 30/60H10D 64/017H01L 29/42364H01L 29/78H01L 29/4966H01L 29/42376H01L 29/517H01L 27/0922H01L 29/518
50
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A semiconductor device having metal gate includes a substrate, a first metal gate positioned on the substrate, and a second metal gate positioned on the substrate. The first metal gate includes a first p-work function metal layer, an n-work function metal layer, and a gap-filling metal layer. The second metal gate includes a second p-work function metal layer, the n-work function metal layer, and the gap-filling metal layer. The first p-work function metal layer and the second p-work function metal layer include a same p-typed metal material. A thickness of the first p-work function metal layer is larger than a thickness of the second p-work function metal layer. The first p-work function metal layer, the second p-work function metal layer, and the n-work function metal layer include a U shape.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A semiconductor device having metal gate comprising:
 a substrate;   a first metal gate positioned on the substrate, the first metal gate comprising a first p-work function metal layer, an n-work function metal layer, and a gap-filling metal layer; and   a second metal gate positioned on the substrate, the second metal gate comprising a second p-work function metal layer, the n-work function metal layer, and the gap-filling metal layer, wherein   the first p-work function metal layer and the second p-work function metal layer comprise a same p-typed metal material, a thickness of the first p-work function metal layer is larger than a thickness of the second p-work function metal layer, and the first p-work function metal layer, the second p-work function metal layer and the n-work function metal layer comprise a U shape.   
     
     
         2 . The semiconductor device having metal gate according to  claim 1 , further comprising a high-k gate dielectric layer formed in between the first metal gate and the substrate, and between the second metal gate and the substrate. 
     
     
         3 . The semiconductor device having metal gate according to  claim 2 , wherein the high-k gate dielectric layer comprises a U shape. 
     
     
         4 . The semiconductor device having metal gate according to  claim 2 , wherein the high-k gate dielectric layer comprises a flat shape. 
     
     
         5 . The semiconductor device having metal gate according to  claim 2 , further comprises an interfacial layer positioned between the high-k gate dielectric layer and the substrate.

Join the waitlist — get patent alerts

Track US2015333142A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.