US2015325486A1PendingUtilityA1

Semiconductor device and method for producing the same

Assignee: RENESAS ELECTRONICS CORPPriority: Mar 12, 2012Filed: Jul 13, 2015Published: Nov 12, 2015
Est. expiryMar 12, 2032(~5.6 yrs left)· nominal 20-yr term from priority
Inventors:Hirokazu Sayama
H10P 30/204H10P 30/21H10D 62/378H10D 62/126H10D 84/856H10D 84/0167H10D 84/038H10D 84/017H10D 62/371H10D 62/364H10D 30/603H10D 30/0221H10D 30/021H10D 30/60H01L 21/823807H01L 29/1079H01L 21/823814H01L 21/26513
47
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Provided are a semiconductor device having a high breakdown voltage and attaining the restraint of the action of a parasite bipolar transistor, and a method for producing the device. A high-breakdown-voltage p-channel-type transistor included in the semiconductor device has a first n-type semiconductor layer arranged in a semiconductor substrate and at a main-surface-side (upside) of a p-type region in the semiconductor substrate, and a local n-type buried region arranged just below a first p-type dopant region to contact the first n-type semiconductor layer.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A method for producing a semiconductor device comprising a semiconductor substrate having a main surface and further having, in an internal region thereof, a p-type region, and a high-breakdown-voltage p-channel-type transistor in the semiconductor substrate,
 wherein a step in which the high-breakdown-voltage p-channel-type transistor is formed comprises:   preparing the semiconductor device, which comprises the semiconductor substrate having the main surface and further having, in the internal region thereof, the p-type region;   forming a first n-type semiconductor layer inside the semiconductor substrate and at the main-surface-side of the p-type region;   forming a first p-type dopant for taking out a drain electrode over the p-type region and in/on the main surface;   forming a second p-type region for taking out a source electrode over the p-type region and in/on the main surface; and   forming a local n-type buried region just below the first p-type dopant region to contact the first n-type semiconductor layer,   wherein the same mask is used to conduct the step of forming the first p-type dopant region and the step of forming the local n-type buried region.   
     
     
         2 . The method for producing a semiconductor device according to  claim 1 , wherein the semiconductor substrate further comprises a high-breakdown-voltage n-channel-type transistor comprising a second n-type semiconductor layer as a layer identical to the first n-type semiconductor layer of the high-breakdown-voltage p-channel-type transistor, and a step of forming the second n-type semiconductor layer of the high-breakdown-voltage n-channel-type transistor is performed simultaneously with the step of forming the first n-type semiconductor layer of the high-breakdown-voltage p-channel-type transistor. 
     
     
         3 . The method for producing a semiconductor device according to  claim 2 , wherein the local n-type buried region is formed by an ion implantation method. 
     
     
         4 . The method for producing a semiconductor device according to  claim 2 , wherein the first p-type dopant region is formed by an ion implantation method. 
     
     
         5 . The method for producing a semiconductor device according to  claim 2 , wherein the first n-type semiconductor layer is formed by an ion implantation method.

Join the waitlist — get patent alerts

Track US2015325486A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.