US2015287461A1PendingUtilityA1

Volatile memory, memory module including the same, and method for operating the memory module

Assignee: SK HYNIX INCPriority: Apr 7, 2014Filed: Sep 17, 2014Published: Oct 8, 2015
Est. expiryApr 7, 2034(~7.7 yrs left)· nominal 20-yr term from priority
Inventors:Choung Ki Song
G11C 11/40615G11C 14/0018G11C 5/141G11C 11/4072G11C 14/0009G11C 11/005
47
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A memory module includes an emergency power supplier, a plurality of ranks each including one or more volatile memories, a non-volatile memory, and a controller suitable for backing up data of the ranks into the non-volatile memory by using the emergency power supplier during a power failure, wherein the ranks are sequentially backed up, and while one rank is backed up among the ranks, the other ranks are controlled in a self-refresh mode.

Claims

exact text as granted — not AI-modified
What is claimed: 
     
         1 . A memory module, comprising:
 an emergency power supplier;   a plurality of ranks each including one or more volatile memories;   a non-volatile memory; and   a controller suitable for backing up data of the ranks into the non-volatile memory by using the emergency power supplier during a power failure,   wherein the ranks are sequentially backed up, and while one rank is backed up among the ranks, the other ranks are controlled in a self-refresh mode.   
     
     
         2 . The memory module of  claim 1 , wherein two or more ranks among the ranks share a clock enable signal, and the two or more ranks sharing the clock enable signal are controlled to enter a self-refresh mode individually. 
     
     
         3 . The memory module of  claim 1 , wherein the power failure is a power failure of a host of the memory module. 
     
     
         4 . The memory module of claim further comprising:
 a power failure detector suitable for detecting the power failure of the host.   
     
     
         5 . The memory module of  claim 1 , wherein the emergency power supplier includes at least one capacitor. 
     
     
         6 . A memory module, comprising:
 an emergency power supplier;   a plurality of ranks each including one or more volatile memories;   a non-volatile memory; and   a controller suitable for backing up data of the ranks into the non-volatile memory by using the emergency power supplier during a power failure,   wherein the ranks are sequentially backed up and controlled to enter a maximal power-saving mode.   
     
     
         7 . The memory module of  claim 6 , wherein the ranks consumes less power in the maximal power-saving mode than in a self refresh mode. 
     
     
         8 . The memory module of  claim 6 , wherein the ranks are cut off from the emergency power supplier in the maximal power-saving mode. 
     
     
         9 . The memory module of  claim 6 , wherein the ranks are controlled in a self-refresh mode before the ranks are backed up. 
     
     
         10 . A volatile memory, comprising:
 a clock enable reception unit suitable for receiving a clock enable signal;   a mode setup unit suitable for setting up a self-refresh prevention mode for preventing the volatile memory from entering a self-refresh mode; and   a self-refresh control unit suitable for generating a self-refresh mode signal in response to the clock enable signal and an internal refresh command, while maintaining the self-refresh mode signal in a disabled state in the self-refresh prevention mode.   
     
     
         11 . The volatile memory of  claim 10 , further comprising:
 a command reception unit suitable for receiving a command;   an address reception unit suitable for receiving an address; and   a command decoding unit suitable for generating an internal mode register set command and the internal refresh command by decoding the command,   wherein the mode setup unit sets up the self-refresh prevention mode based on the internal mode register set command and the address.   
     
     
         12 . A volatile memory, comprising:
 a clock enable reception unit suitable for receiving a clock enable signal;   a command reception unit suitable for receiving a command;   an address reception unit suitable for receiving an address;   a command decoding unit suitable for generating an internal mode register set command and an internal refresh command by decoding the command;   a mode setup unit suitable for generating an entry signal based on the internal mode register set command and the address; and   a self-refresh control unit suitable for generating a self-refresh mode signal in response to the clock enable signal and the internal refresh command, while enabling the self-refresh mode signal when the entry signal is enabled.   
     
     
         13 . The volatile memory of  claim 12 , wherein the mode setup unit generates an exit signal based on the internal mode register set command and the address, and
 wherein the self-refresh control unit disables the self-refresh mode signal when the exit signal is enabled.   
     
     
         14 . A method for operating a memory module including a non-volatile memory and a plurality of ranks each including one or more volatile memories, comprising:
 detecting a power failure of a host;   switching a power source of the memory module from a host power to an emergency power;   sequentially backing up data of the ranks into the non-volatile memory; and   controlling ranks other than a rank of which data is being backed up in the sequentially backing up, among the ranks, in a self-refresh mode.   
     
     
         15 . The method of  claim 14 , further comprising:
 restoring the data backed up in the non-volatile memory back into the ranks, when the host power is recovered.   
     
     
         16 . A method for operating a memory module including a non-volatile memory and a plurality of ranks each including one or more volatile memories, comprising;
 detecting a power failure of a host;   switching a power source of the memory module from a host power to an emergency power;   sequentially backing up data of the ranks into the non-volatile memory; and   controlling the ranks to enter a maximal power-saving mode after the backing up of the data of the respective ranks.   
     
     
         17 . The method of  claim 16 , wherein the ranks consume less power in the maximal power-saving mode than in a self refresh mode. 
     
     
         18 . The method of  claim 16 , wherein the controlling of the ranks to enter the maximal power-saving mode includes:
 cutting off the ranks from the emergency power.   
     
     
         19 . The method of  claim 16 , further comprising:
 controlling the ranks in a self-refresh mode, before the backing up.

Join the waitlist — get patent alerts

Track US2015287461A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.