US2015097196A1PendingUtilityA1

Integrated Device Including Silicon and III-Nitride Semiconductor Devices

Assignee: INT RECTIFIER CORPPriority: Jun 14, 2005Filed: Oct 15, 2014Published: Apr 9, 2015
Est. expiryJun 14, 2025(expired)· nominal 20-yr term from priority
Inventors:Mike Briere
H10P 14/3451H10P 14/3416H10P 14/3411H10P 14/3248H10P 14/3242H10P 14/3238H10P 14/3211H10P 14/2905H10P 14/2901H10D 62/8503H10D 62/405H10D 62/115H10D 62/83H10D 62/82H10D 84/01H01L 29/16H01L 27/0605H01L 29/045H01L 29/2003H01L 29/0649
46
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A semiconductor device that includes one semiconductor device formed in one semiconductor material and a second semiconductor device formed in another semiconductor material on a common substrate, and a method of fabricating the semiconductor device.

Claims

exact text as granted — not AI-modified
1 - 22 . (canceled) 
     
     
         23 . An integrated device comprising:
 a common substrate;   a first semiconductor device formed over a first surface of said substrate;   a second semiconductor device formed over said first surface and disposed lateral to said first semiconductor device;   said first semiconductor device comprising a first semiconductor material, and said second semiconductor device comprising a second semiconductor material having a higher band gap than said first semiconductor material.   
     
     
         24 . The integrated device of  claim 23 , wherein said first semiconductor material comprises silicon and said second semiconductor material comprises a III-Nitride material. 
     
     
         25 . The integrated device of  claim 23 , wherein said first semiconductor device comprises a control IC. 
     
     
         26 . The integrated device of  claim 23 , wherein said second semiconductor device comprises a power switching device. 
     
     
         27 . The integrated device of  claim 23  further comprising an insulation wall disposed between said first semiconductor device and said second semiconductor device. 
     
     
         28 . The integrated device of  claim 23  further comprising an interlayer disposed between said second semiconductor device and said common substrate. 
     
     
         29 . The integrated device of  claim 27 , wherein said insulation wall comprises of silicon dioxide. 
     
     
         30 . The integrated device of  claim 28 , wherein said interlayer comprises a compositionally graded III-Nitride material. 
     
     
         31 . The integrated device of  claim 23 , wherein said first semiconductor device comprises <100> silicon. 
     
     
         32 . The integrated device of  claim 23 , wherein said first semiconductor device comprises <100> silicon and said common substrate comprises <100> silicon. 
     
     
         33 . The integrated device of  claim 23 , wherein said second semiconductor material comprises a III-N material that is formed on <111> silicon residing on a silicon dioxide interlayer lying on said common substrate. 
     
     
         34 . The integrated device of  claim 23 , wherein said second semiconductor device comprises an alloy of InAlGaN. 
     
     
         35 . The integrated device of  claim 23 , wherein said second semiconductor device comprises GaN. 
     
     
         36 . The integrated device of  claim 23 , wherein said second semiconductor device comprises AlGaN.

Join the waitlist — get patent alerts

Track US2015097196A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.