US2015014753A1PendingUtilityA1

Solid-state imaging device

Assignee: COLLABO INNOVATION INCPriority: Dec 16, 2004Filed: Jul 5, 2014Published: Jan 15, 2015
Est. expiryDec 16, 2024(expired)· nominal 20-yr term from priority
H10F 39/80373H10F 39/807H10F 39/803H10F 39/802H10F 39/014H10F 39/18H10F 39/12H01L 27/14614H01L 27/1463H01L 27/14643
68
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

Capacitance between a detection capacitor and a reset transistor is the largest among the capacitances between the detection capacitor and transistors placed around the detection capacitor. In order to reduce this capacitance, it is effective to reduce the channel width of the reset transistor. It is possible to reduce the effective channel width by distributing, in the vicinity of the channel of the reset transistor and the boundary line between an active region and an element isolation region, ions which enhance the generation of carriers of an opposite polarity to the channel.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A solid-state imaging device comprising:
 a semiconductor substrate;   a photodiode, formed in the semiconductor substrate, that performs photoelectric conversion of incident light into signal charge;   a transfer transistor, formed on the semiconductor substrate, that transfers the signal charge accumulated in the photodiode;   a detection capacitor, formed on the semiconductor substrate, that accumulates the signal charge transferred by the transfer transistor; and   a reset transistor, formed on the semiconductor substrate, that discharges, into a drain, the signal charge accumulated in the detection capacitor; and   a trench isolation, formed on the semiconductor substrate, that surrounds an active region of the photodiode, the transfer transistor, the detection capacitor and the reset transistor,   wherein ions are distributed in at least a first boundary between an active region directly below a gate electrode of the reset transistor and the trench isolation region, the ions enhancing generation of carriers of an opposite polarity to a polarity of carriers in a channel below the gate electrode of the reset transistor, and   wherein the reset transistor has an effective gate width shorter  25  than an effective gate length.

Join the waitlist — get patent alerts

Track US2015014753A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.