US2014254635A1PendingUtilityA1

Efficient frame tracking in mobile receivers

Assignee: INTERDIGITAL TECH CORPPriority: Sep 30, 2003Filed: May 20, 2014Published: Sep 11, 2014
Est. expirySep 30, 2023(expired)· nominal 20-yr term from priority
H04B 1/708H04B 1/7117H04B 1/70754H04B 1/7095H04B 1/7073H04W 56/0005H04B 2201/70701
56
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method for determining the validity of a most significant path in a wireless communication system wherein data is transmitted in frame units in a multipath environment begins by accumulating a correlated data sequence N times, each time at a frame offset apart from the previous time. A preliminary noise estimate (PNE) is calculated as an average of the accumulated data values. A preliminary noise threshold (PNT) is calculated according to the equation C 1 ×PNE. A final noise estimate (FNE) is calculated as the average of accumulated data values below the PNT. A final noise threshold (FNT) is calculated according to the equation C 2 ×FNE. The validity of the most significant path is determined if the most significant path value is greater than the FNT.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . An apparatus for use in a wireless communication system, comprising:
 an extract and split unit for receiving an input signal and splitting the input signal into even samples and odd samples;   two even midamble correlators for even sample processing, each even midamble correlator connected to said extract and split unit;   an even sample delay unit connected to one of said even midamble correlators;   an even correlator adder connected to the other of said even midamble correlators and said even sample delay unit;   an even sample accumulator connected to said even correlator adder;   two odd midamble correlators for odd sample processing, each odd midamble correlator connected to said extract and split unit;   an odd sample delay unit connected to one of said odd midamble correlators;   an odd correlator adder connected to the other of said odd midamble correlators and said odd sample delay unit;   an odd sample accumulator connected to said odd correlator adder; and   a frame tracker processor connected to said even sample accumulator and said odd sample accumulator.   
     
     
         2 . The apparatus according to  claim 1 , wherein said even sample delay unit and said odd sample delay unit each provide a 57 chip delay. 
     
     
         3 . The apparatus according to  claim 1 , wherein said frame tracker processor outputs:
 a first significant path location; and   a most significant path valid indicator.   
     
     
         4 . The apparatus according to  claim 3 , wherein said first significant path location and said most significant path valid indicator are used to generate a frame synchronization correction signal. 
     
     
         5 . The apparatus according to  claim 1  further comprising a timing manager configured to receive the frame synchronization correction signal and perform a timing adjustment.

Join the waitlist — get patent alerts

Track US2014254635A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.