US2014253811A1PendingUtilityA1

Electro-Optical Device

56
Assignee: SEMICONDUCTOR ENERGY LABPriority: Oct 21, 1999Filed: May 22, 2014Published: Sep 11, 2014
Est. expiryOct 21, 2019(expired)· nominal 20-yr term from priority
Inventors:Jun KoyamaKazutaka InukaiShunpei YamazakiMai Osada
H10D 86/60H10H 29/142H10D 86/40G09G 2310/0254G09G 3/30H04N 5/44G09G 2320/0247G09G 2320/0266G09G 2300/0426G09G 2300/0842G09G 2300/0417G09G 2310/0256G09G 3/2022G09G 3/3258H01L 27/1214H01L 27/156
56
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

An electro-optical device having a plurality of pixels including a plurality of EL elements, wherein the electro-optical device provides a gray scale display by controlling a period of time at which the plurality of the EL elements emit light in one frame period; the plurality of the EL elements have a first electrode and a second electrode; the first electrode is held at a constant potential; and a potential of the second electrode changes in such a manner that a polarity of an EL driving voltage, which is a difference between the potentials applied to the first and second electrodes, is inverted for each one frame period.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . (canceled) 
     
     
         2 . A display device comprising:
 a display portion over a substrate, the display portion comprising;
 a first pixel; 
 a second pixel adjoining the first pixel; 
 a first line shared by the first pixel and the second pixel; and 
 a second line perpendicular to the first line, 
   wherein each of the first pixel and the second pixel comprises:
 a first transistor electrically connected to the first line; 
 an interlayer insulating film over the first transistor; 
 an electroluminescent element over the interlayer insulating film, the 
 electroluminescent element comprising a pixel electrode electrically connected to the first transistor, and 
 a first insulating film over the interlayer insulating film, and 
   wherein an edge portion of the first insulating film covers an edge portion of the pixel electrode and has a tapered shape.   
     
     
         3 . The display device according to  claim 2 ,
 wherein the first line is configured to supply current to the electroluminescent element of the first pixel through the first transistor of the first pixel and to the electroluminescent element of the second pixel through the first transistor of the second pixel.   
     
     
         4 . The display device according to  claim 2 ,
 wherein the first line is interposed between the first pixel and the second pixel.   
     
     
         5 . The display device according to  claim 2 ,
 wherein:   each of the first pixel and the second pixel further comprises a second transistor electrically connected to the second line; and   the second transistor is electrically connected to a gate of the first transistor in each of the first pixel and the second pixel.   
     
     
         6 . The display device according to  claim 2 ,
 wherein the first line comprises a portion which extends in a direction parallel to the second line.   
     
     
         7 . The display device according to  claim 2 ,
 wherein:   each of the first pixel and the second pixel further comprises a second insulating film over the electroluminescent element; and   the second insulating film comprises silicon and nitrogen.   
     
     
         8 . The display device according to  claim 2 ,
 wherein the pixel electrode is an anode in each of the first pixel and the second pixel.   
     
     
         9 . A module comprising:
 the display device according to  claim 2 ; and   a connector electrically connected to the display device and configured to input an electrical signal to the display device.   
     
     
         10 . A television receiving monitor comprising the module according to  claim 9 . 
     
     
         11 . A display device comprising:
 a display portion over a substrate, the display portion comprising;
 a first pixel; 
 a second pixel adjoining the first pixel; 
 a first line shared by the first pixel and the second pixel; and 
 a second line perpendicular to the first line, 
   wherein each of the first pixel and the second pixel comprises:
 a first transistor comprising:
 a gate electrode; 
 a semiconductor film over the gate electrode; 
 a first terminal over the semiconductor film and electrically connected to the first line; and 
 a second terminal over the semiconductor film; 
 
 a pixel electrode electrically connected to the second terminal; 
 an electroluminescent layer over the pixel electrode; 
 a second electrode over the electroluminescent layer; and 
 a first insulating film overlapping with the pixel electrode, and 
   wherein an edge portion of the first insulating film covers an edge portion of the pixel electrode and has a tapered shape.   
     
     
         12 . The display device according to  claim 11 ,
 wherein:   the first transistor of each of the first pixel and the second pixel further comprises a mask over and in contact with the semiconductor film; and   a channel formation region of the first transistor is located under the mask in each of the first pixel and the second pixel.   
     
     
         13 . The display device according to  claim 11 ,
 wherein the first line is configured to supply current to the pixel electrode of the first pixel through the first transistor of the first pixel and to the pixel electrode of the second pixel through the first transistor of the second pixel.   
     
     
         14 . The display device according to  claim 11 ,
 wherein the first line is interposed between the first pixel and the second pixel.   
     
     
         15 . The display device according to  claim 11 ,
 wherein each of the first pixel and the second pixel further comprises a second transistor electrically connected to the second line, and   wherein the second transistor is electrically connected to the gate electrode of the first transistor in each of the first pixel and the second pixel.   
     
     
         16 . The display device according to  claim 11 ,
 wherein the first line comprises a portion which extends in a direction parallel to the second line.   
     
     
         17 . The display device according to  claim 11 ,
 wherein:   each of the first pixel and the second pixel further comprises a second insulating film over the second electrode; and   the second insulating film comprises silicon and nitrogen.   
     
     
         18 . The display device according to  claim 11 ,
 wherein the pixel electrode is an anode in each of the first pixel and the second pixel.   
     
     
         19 . A module comprising:
 the display device according to  claim 11 ; and   a connector electrically connected to the display device and configured to input an electrical signal to the display device.   
     
     
         20 . A television receiving monitor comprising the module according to  claim 19 . 
     
     
         21 . A display device comprising:
 a display portion over a substrate, the display portion comprising;
 a first pixel; 
 a second pixel adjoining the first pixel; 
 a first line shared by the first pixel and the second pixel; and 
 a second line perpendicular to the first line, 
   wherein each of the first pixel and the second pixel comprises:
 a first transistor and a second transistor each comprising:
 a gate electrode; and 
 a semiconductor film over the gate electrode, the semiconductor film including a channel formation region; 
 
 an electroluminescent element comprising a pixel electrode and electrically connected to the first transistor; and 
 a first insulating film overlapping with the pixel electrode, 
   wherein the second transistor is electrically connected to the second line and a gate of the first transistor,   wherein an edge portion of the first insulating film covers an edge portion of the pixel electrode and has a tapered shape, and   wherein, in each of the first pixel and the second pixel, a width of the channel formation region of the first transistor is larger than a width of the channel formation region of the second transistor.   
     
     
         22 . The display device according to  claim 21 ,
 wherein:   the first transistor and the second transistor of each of the first pixel and the second pixel each comprise a mask over and in contact with the semiconductor film; and   the channel formation region is located under the mask in each of the first and second transistors of the first pixel and the second pixel.   
     
     
         23 . The display device according to  claim 21 ,
 wherein the first line is configured to supply current to the pixel electrode of the first pixel through the first transistor of the first pixel and to the pixel electrode of the second pixel through the first transistor of the second pixel.   
     
     
         24 . The display device according to  claim 21 ,
 wherein the first line is interposed between the first pixel and the second pixel.   
     
     
         25 . The display device according to  claim 21 ,
 wherein the first line comprises a portion which extends in a direction parallel to the second line.   
     
     
         26 . The display device according to  claim 21 ,
 wherein:   each of the first pixel and the second pixel further comprises a second insulating film over the electroluminescent element; and   the second insulating film comprises silicon and nitrogen.   
     
     
         27 . The display device according to  claim 21 ,
 wherein the pixel electrode is an anode in each of the first pixel and the second pixel.   
     
     
         28 . A module comprising:
 the display device according to  claim 21 ; and   a connector electrically connected to the display device and configured to input an electrical signal to the display device.   
     
     
         29 . A television receiving monitor comprising the module according to  claim 28 .

Join the waitlist — get patent alerts

Track US2014253811A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.