US2014028336A1PendingUtilityA1
Printed circuit board
Est. expiryJul 27, 2032(~6 yrs left)· nominal 20-yr term from priority
H05K 1/0269H05K 3/0052H05K 3/4638H05K 1/0266H05K 2201/09918G01R 31/2843
47
PatentIndex Score
0
Cited by
0
References
0
Claims
Abstract
Disclosed herein is a printed circuit board. In the printed circuit board provided with a router machining line to be partitioned into a unit region in which a plurality of unit substrates are formed and a dummy region enclosing the unit region, the unit region and the dummy region are formed in a plurality of layers and the printed circuit board includes detection coupons formed on each of the plurality of layers.
Claims
exact text as granted — not AI-modifiedWhat is claimed is:
1 . A printed circuit board provided with a router machining line to be partitioned into a unit region in which a plurality of unit substrates are formed and a dummy region enclosing the unit region, the unit region and the dummy region being formed in a plurality of layers, the printed circuit board comprising:
detection coupons formed on each of the plurality of layers.
2 . The printed circuit board according to claim 1 , wherein the detection coupon has a plane shape formed in a ‘V’-letter shape.
3 . The printed circuit board according to claim 2 , wherein the detection coupon is formed on the router machining line to extend over the unit region and the dummy region.
4 . The printed circuit board according to claim 2 , wherein widths of sections of each of the detection coupons exposed on a section of the router machining line are detected to detect eccentricity.
5 . The printed circuit board according to claim 2 , wherein an interval between the detection coupons for each layer exposed on the section of the router machining line widths is detected to detect eccentricity.
6 . A printed circuit board provided with a router machining line to be partitioned into a unit region in which a plurality of unit substrates are formed and a dummy region enclosing the unit region, the unit region and the dummy region being formed in a plurality of layers, the printed circuit board comprising:
detection coupons formed on each of the plurality of layers; and a plurality of graduated coupons formed on sides of the detection coupons at a predetermined interval.
7 . The printed circuit board according to claim 6 , wherein the detection coupon has a plane shape formed in a ‘V’-letter shape.
8 . The printed circuit board according to claim 6 , wherein the graduated coupon is formed to be parallel with the other side of the detection coupon.Join the waitlist — get patent alerts
Track US2014028336A1 — get alerts on status changes and closely related new filings.
We store only your email — no account needed. See our privacy policy.