US2014021639A1PendingUtilityA1

Vertical System Integration

Individually held — no corporate assignee on recordPriority: Aug 8, 2002Filed: Sep 20, 2013Published: Jan 23, 2014
Est. expiryAug 8, 2022(expired)· nominal 20-yr term from priority
Inventors:Glenn J. Leedy
H10P 74/277H10W 90/297H10W 90/288H10W 90/284H10W 72/01H10W 46/501H10W 44/248H10W 90/00H10W 72/00H10W 46/00H10W 44/20H10W 20/20G06F 30/39H04W 4/80B81C 2203/0771B81B 7/02B81C 1/00238B81C 1/00246H10D 86/201H10D 84/90H10D 84/05H10D 88/00H10D 86/01H10D 84/903H10D 64/037H10D 64/035H10D 30/6892H10D 30/6891H10D 30/6734H10D 30/681H10D 30/611H10D 30/0413H10D 30/0411H10D 30/63H10F 39/807H10F 39/18H10F 39/011H10B 12/00H10B 12/30H10B 12/20H10B 69/00H01L 23/52
60
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

The Vertical System Integration (VSI) invention herein is a method for integration of disparate electronic, optical and MEMS technologies into a single integrated circuit die or component and wherein the individual device layers used in the VSI fabrication processes are preferably previously fabricated components intended for generic multiple application use and not necessarily limited in its use to a specific application. The VSI method of integration lowers the cost difference between lower volume custom electronic products and high volume generic use electronic products by eliminating or reducing circuit design, layout, tooling and fabrication costs.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A stacked integrated circuit comprising:
 a plurality of closely-coupled integrated circuit layers in stacked relation to one another;   wherein at least one of the closely-coupled integrated circuit layers is used in at least one stacked integrated circuit of different design.   
     
     
         2 . The stacked integrated circuit of  claim 1 , wherein the plurality of closely-coupled integrated circuit layers include a processing layer and a memory layer. 
     
     
         3 . The stacked integrated circuit of  claim 1 , wherein the plurality of closely-coupled integrated circuit layers include an I/O layer. 
     
     
         4 . The stacked integrated circuit of  claim 3 , wherein the I/O layer performs wireless communications. 
     
     
         5 . The stacked integrated circuit of  claim 3 , wherein the I/O layer performs optical communications. 
     
     
         6 . The stacked integrated circuit of  claim 1 , comprising vertical interconnections formed by bonding the plurality of closely-coupled integrated circuit layers by metal diffusion bonding. 
     
     
         7 . A stacked integrated circuit comprising:
 a plurality of closely-coupled integrated circuit layers in stacked relation to one another; and   a plurality of vertical interconnections in a standardized placement interconnecting at least two of the plurality of closely-coupled integrated circuit layers;   wherein said at least two of the closely-coupled integrated circuit layers are used in at least one different stacked integrated circuit.   
     
     
         8 . The stacked integrated circuit of  claim 7 , wherein the plurality of closely-coupled integrated circuit layers include a processing layer and a memory layer. 
     
     
         9 . The stacked integrated circuit of  claim 7 , wherein the plurality of closely-coupled integrated circuit layers include an I/O layer. 
     
     
         10 . The stacked integrated circuit of  claim 9 , wherein the I/O layer performs wireless communications. 
     
     
         11 . The stacked integrated circuit of  claim 9 , wherein the I/O layer performs optical communications. 
     
     
         12 . The stacked integrated circuit of  claim 7 , comprising vertical interconnections formed by bonding the plurality of closely-coupled integrated circuit layers by metal diffusion bonding.

Join the waitlist — get patent alerts

Track US2014021639A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.