US2013265092A1PendingUtilityA1

Flip-Flop Circuits

Assignee: SAMSUNG ELECTRONICS CO LTDPriority: Dec 11, 2009Filed: May 24, 2013Published: Oct 10, 2013
Est. expiryDec 11, 2029(~3.4 yrs left)· nominal 20-yr term from priority
H03K 3/012H03K 3/037H03K 3/356104
42
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A flip-flop circuit includes an input portion that receives a first external input signal through a first external input terminal, a storage portion that stores a signal transmitted from the input portion, and an output portion that outputs the signal stored in the storage portion through an external output terminal as a logic operation result with respect to a second external input signal received through a second external input terminal of the input portion. The output portion includes a logic gate directly connected to the external output terminal and an input terminal of the logic gate receives the signal stored in the storage portion.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A flip-flop circuit, comprising:
 an input portion configured to output an output signal with respect to an external input signal in response to a pulse signal;   a latch circuit configured to store one bit data information with respect to the output signal;   an output portion configured to perform a NOR operation with respect to one bit data stored in the latch circuit and another external input signal; and   a pulse generator configured to receive a clock signal and to output the pulse signal having a pulse width smaller than the clock signal.

Join the waitlist — get patent alerts

Track US2013265092A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.