US2013221345A1PendingUtilityA1

Semiconductor device and method for manufacturing the same

Assignee: SEMICONDUCTOR ENERGY LABPriority: Feb 28, 2012Filed: Feb 25, 2013Published: Aug 29, 2013
Est. expiryFeb 28, 2032(~5.6 yrs left)· nominal 20-yr term from priority
H10P 30/202H10D 30/6756H10D 30/6713H10D 99/00H10D 30/031H10D 62/40H10D 30/6755H10D 62/402H10D 62/80H10D 30/6757H10P 30/208H10P 30/22H10P 30/21H01L 29/78693H01L 29/66969
51
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A transistor excellent in electrical characteristics and a method for manufacturing the transistor are provided. The transistor includes an oxide semiconductor layer including a source region, a drain region, and a channel formation region over an insulating surface; a gate insulating film over the oxide semiconductor layer; a gate electrode overlapping with the channel formation region, over the gate insulating film; a source electrode in contact with the source region; and a drain electrode in contact with the drain region. The source region and the drain region include a portion having higher oxygen concentration than the channel formation region.

Claims

exact text as granted — not AI-modified
What is claimed is: 
     
         1 . A semiconductor device comprising:
 an oxide semiconductor layer comprising a source region, a drain region, and a channel formation region over an insulating surface;   a gate insulating film over the oxide semiconductor layer;   a gate electrode over the gate insulating film, the gate electrode overlapping with the channel formation region;   a source electrode in contact with the source region; and   a drain electrode in contact with the drain region,   wherein the source region and the drain region comprise a portion having a higher oxygen concentration than the channel formation region.   
     
     
         2 . The semiconductor device according to  claim 1 ,
 wherein the channel formation region comprises an oxide semiconductor comprising a c-axis aligned crystal, and   wherein the portion comprises an amorphous oxide semiconductor.   
     
     
         3 . The semiconductor device according to  claim 1 ,
 wherein an impurity for improving conductivity of the oxide semiconductor layer is added to the portion.   
     
     
         4 . The semiconductor device according to  claim 1 ,
 wherein at least one of the gate electrode, the source electrode, and the drain electrode is electrically connected to a semiconductor device comprising a semiconductor layer whose band gap is different from a band gap of the oxide semiconductor layer.   
     
     
         5 . The semiconductor device according to  claim 1 , further comprising an insulating film over the gate insulating film and the gate electrode, wherein the insulating film comprises aluminum oxide. 
     
     
         6 . The semiconductor device according to  claim 1 ,
 wherein a part of an end portion of the oxide semiconductor layer is covered with the source electrode and the drain electrode.   
     
     
         7 . The semiconductor device according to  claim 1 ,
 wherein the oxide semiconductor layer comprises at least one of materials selected from the group consisting of indium, zinc, gallium, tin, hafnium, aluminum, and zirconium.   
     
     
         8 . The semiconductor device according to  claim 1 ,
 wherein the oxide semiconductor layer comprises a first oxide semiconductor layer and a second oxide semiconductor layer which are stacked with each other.   
     
     
         9 . The semiconductor device according to  claim 8 ,
 wherein the first oxide semiconductor layer is located over the second oxide semiconductor layer, and   wherein a concentration of gallium in the second oxide semiconductor layer is higher than that in the first oxide semiconductor layer.   
     
     
         10 . A semiconductor device comprising:
 a source electrode and a drain electrode over an insulating surface;   an oxide semiconductor layer comprising a source region, a drain region, and a channel formation region over the source electrode, the drain electrode, and the insulating surface;   a gate insulating film over the oxide semiconductor layer; and   a gate electrode over the gate insulating film, the gate electrode overlapping with the channel formation region,   wherein the source electrode is in contact with the source region and the channel formation region,   wherein the drain electrode is in contact with the drain region and the channel formation region, and   wherein the source region and the drain region comprise a portion having a higher oxygen concentration than the channel formation region.   
     
     
         11 . The semiconductor device according to  claim 10 ,
 wherein the channel formation region comprises an oxide semiconductor comprising a c-axis aligned crystal, and   wherein the portion comprises an amorphous oxide semiconductor.   
     
     
         12 . The semiconductor device according to  claim 10 ,
 wherein an impurity for improving conductivity of the oxide semiconductor layer is added to the portion.   
     
     
         13 . The semiconductor device according to  claim 10 ,
 wherein at least one of the gate electrode, the source electrode, and the drain electrode is electrically connected to a semiconductor device comprising a semiconductor layer whose band gap is different from a band gap of the oxide semiconductor layer.   
     
     
         14 . The semiconductor device according to  claim 10 , further comprising an insulating film over the gate insulating film and the gate electrode, wherein the insulating film comprises aluminum oxide. 
     
     
         15 . The semiconductor device according to  claim 10 ,
 wherein the oxide semiconductor layer comprises at least one of materials selected from the group consisting of indium, zinc, gallium, tin, hafnium, aluminum, and zirconium.   
     
     
         16 . The semiconductor device according to  claim 10 ,
 wherein the oxide semiconductor layer comprises a first oxide semiconductor layer and a second oxide semiconductor layer which are stacked with each other.   
     
     
         17 . The semiconductor device according to  claim 16 ,
 wherein the first oxide semiconductor layer is located over the second oxide semiconductor layer, and   wherein a concentration of gallium in the second oxide semiconductor layer is higher than that in the first oxide semiconductor layer.   
     
     
         18 . The semiconductor device according to  claim 10 ,
 wherein the gate electrode overlaps with the source electrode and the drain electrode.   
     
     
         19 . A method for manufacturing a semiconductor device, comprising the steps of:
 forming an oxide semiconductor layer over an insulating surface;   forming a gate insulating film over the oxide semiconductor layer;   forming a gate electrode over the gate insulating film so as to overlap with the oxide semiconductor layer; and   adding oxygen to a region which is in the oxide semiconductor layer and does not overlap with the gate electrode.

Join the waitlist — get patent alerts

Track US2013221345A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.