US2013004781A1PendingUtilityA1

Integration cmos compatible of micro/nano optical gain materials

Assignee: BAE SYS INF & ELECT SYS INTEGPriority: Aug 29, 2008Filed: Sep 14, 2012Published: Jan 3, 2013
Est. expiryAug 29, 2028(~2.1 yrs left)· nominal 20-yr term from priority
H10D 84/08G02B 6/13Y10T428/31678G02B 2006/12097G02B 2006/12078H01S 5/026
48
PatentIndex Score
0
Cited by
0
References
0
Claims

Abstract

A method is provided for the integration of an optical gain material into a Complementary metal oxide semiconductor device, the method comprising the steps of: configuring a workpiece from a silicon wafer upon which is disposed an InP wafer bearing an epitaxy layer; mechanically removing the InP substrate; etching the InP remaining on epitaxy layer with hydrochloric acid; depositing at least one Oxide pad on revealed the epitaxy layer; using the Oxide pad as a mask during a first pattern etch removing the epitaxy to an N level; etching with a patterned inductively coupled plasma (ICP) technique; isolating the device on the substrate with additional pattern etching patterning contacts, applying the contacts.

Claims

exact text as granted — not AI-modified
1 . An optical gain material, the material comprising:
 an InGaAlAs layer;   an InGaAsP layer disposed proximally to said InGaAlAs layer.   
     
     
         2 . An integrated gain device, said device comprising;
 an InGaAlAs/InGaAsP epitaxy layer;   a silicon substrate upon which said InGaAlAs/InGaAsP is disposed;

Join the waitlist — get patent alerts

Track US2013004781A1 — get alerts on status changes and closely related new filings.

We store only your email — no account needed. See our privacy policy.